128Mb, 256Mb, 512Mb, 1Gb StrataFlash Memory
Common Flash Interface
Table 53: Partition Region 1 Information: Top and Bottom Offset/Address (Continued)
Hex Offset
P = 10Ah
Address
Description
Bottom
Top
Optional Features and Commands
Length
Bottom
Top
(P+2A)h
(P+2A)h
Types of erase block regions in this partition region:
x = 0: no erase blocking; the partition region erases
in bulk.
1
134:
134:
x = number of erase block regions with contiguous,
same-size erase blocks.
Symmetrically blocked partitions have one blocking
region.
Partition size = (type 1 blocks) x (type 1 block sizes) +
(type 2 blocks) x (type 2 block sizes) +...+ (type n
blocks) x (type n block sizes).
(P+2B)h
(P+2C)h
(P+2D)h
(P+2E)h
(P+2B)h
(P+2C)h
(P+2D)h
(P+2E)h
Partition region 1 (erase block type 1) information:
Bits 0–15 = y, y+1 = number of identical-sized erase
blocks in a partition.
Bits 16–31 = z, where region erase block(s) size is z x
256 bytes.
4
135:
136:
137:
138:
135:
136:
137:
138:
(P+2F)h
(P+30)h
(P+2F)h
(P+30)h
Partition 1 (erase block type 1):
Minimum block erase cycles x 1000
2
1
139:
13A:
13B:
139:
13A:
13B:
(P+31)h
(P+32)h
(P+31)h
(P+32)h
Partition 1 (erase block type 1) bits per cell; internal
EDAC:
Bits 0–3 = bits per cell in erase region
Bit 4 = internal EDAC used (1 = yes, 0 = no)
Bits 5–7 = reserved for future use
Partition 1 (erase block type 1) page mode and syn-
1
13C:
13C:
chronous mode capabilities:
Bits 0 = page mode host reads permitted (1 = yes, 0 =
no)
Bit 1 = synchronous host reads permitted (1 = yes, 0 =
no)
Bit 2 = synchronous host writes permitted (1 = yes, 0
= no)
Bits 3–7 = reserved for future use
(P+33)h
(P+34)h
(P+35)h
(P+36)h
(P+37)h
(P+38)h
(P+33)h
(P+34)h
(P+35)h
(P+36)h
(P+37)h
(P+38)h
Partition 1 (Erase Block Type 1) programming region
information:
6
13D:
13E:
13F:
140:
141:
142:
13D:
13E:
13F:
140:
141:
142:
Bits 0 - 7 = x, 2x: programming region aligned size
(bytes)
Bits 8 - 14 = reserved for future use
Bit 15 = legacy flash operation; ignore 0:7
Bit 16 - 23 = y: control mode valid size (bytes)
Bit 24 - 31 = reserved for future use
Bit 32 - 39 = z: control mode invalid size (bytes)
Bit 40 - 46 = reserved for future use
Bit 47 = legacy flash operation (ignore 23:16 and
39:32)
PDF: 09005aef8448483a
128_256_512_65nm_g18.pdf - Rev. F 8/11 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
90
© 2011 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
