欢迎访问ic37.com |
会员登录 免费注册
发布采购

PC28F00BP30EFA 参数 Datasheet PDF下载

PC28F00BP30EFA图片预览
型号: PC28F00BP30EFA
PDF下载: 下载PDF文件 查看货源
内容描述: Numonyx® Axcellâ ?? ¢ P30-65nm闪存 [Numonyx® Axcell™ P30-65nm Flash Memory]
分类和应用: 闪存内存集成电路
文件页数/大小: 86 页 / 11765 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号PC28F00BP30EFA的Datasheet PDF文件第24页浏览型号PC28F00BP30EFA的Datasheet PDF文件第25页浏览型号PC28F00BP30EFA的Datasheet PDF文件第26页浏览型号PC28F00BP30EFA的Datasheet PDF文件第27页浏览型号PC28F00BP30EFA的Datasheet PDF文件第29页浏览型号PC28F00BP30EFA的Datasheet PDF文件第30页浏览型号PC28F00BP30EFA的Datasheet PDF文件第31页浏览型号PC28F00BP30EFA的Datasheet PDF文件第32页  
P30-65nm  
program operation that is running during an erase suspend can be suspended to  
perform a read operation (see Figure 31, “Program Suspend/Resume Flowchart” on  
page 73).  
When a programming operation is executing, issuing the Program Suspend command  
requests the WSM to suspend the programming algorithm at predetermined points. The  
device continues to output Status Register data after the Program Suspend command is  
issued. Programming is suspended when Status Register bits SR[7,2] are set. Suspend  
latency is specified in Section 15.5, “Program and Erase Characteristics” on page 59.  
To read data from the device, the Read Array command must be issued. Read Array,  
Read Status Register, Read Device Identifier, Read CFI, and Program Resume are valid  
commands during a program suspend.  
During a program suspend, deasserting CE# places the device in standby, reducing  
active current. VPP must remain at its programming level, and WP# must remain  
unchanged while in program suspend. If RST# is asserted, the device is reset.  
8.5  
8.6  
Program Resume  
The Resume command instructs the device to continue programming, and  
automatically clears Status Register bits SR[7,2]. This command can be written to any  
address. If error bits are set, the Status Register should be cleared before issuing the  
next instruction. RST# must remain deasserted (see Figure 32, “Buffer Program  
Flowchart” on page 74).  
Program Protection  
When VPP = VIL, absolute hardware write protection is provided for all device blocks. If  
VPP is at or below VPPLK, programming operations halt and SR.3 is set indicating a VPP-  
level error. Block Lock Registers are not affected by the voltage level on VPP; they may  
still be programmed and read, even if VPP is less than VPPLK  
.
Figure 8: Example VPP Supply Connections  
VCC  
VCC  
VPP  
VCC  
VPP  
VCC  
VPP  
PROT #  
10K Ω  
Low-voltage Programming only  
Logic Control of Device Protection  
Factory Programming with VPP = VPPH  
Complete write/Erase Protection when VPP VPPLK  
VCC  
VCC  
VCC  
VCC  
VPP  
VPP=VPPH  
VPP  
Low Voltage Programming Only  
Full Device Protection Unavailable  
Low Voltage and Factory Programming  
Datasheet  
28  
Sept 2012  
Order Number: 208042-06  
 复制成功!