欢迎访问ic37.com |
会员登录 免费注册
发布采购

N25Q128A11B1241F 参数 Datasheet PDF下载

N25Q128A11B1241F图片预览
型号: N25Q128A11B1241F
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位, 1.8 V ,多个I / O , 4 KB的界别分组擦除引导扇区, XIP启用,串行闪存与108 MHz的SPI总线接口 [128-Mbit, 1.8 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 185 页 / 5874 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号N25Q128A11B1241F的Datasheet PDF文件第108页浏览型号N25Q128A11B1241F的Datasheet PDF文件第109页浏览型号N25Q128A11B1241F的Datasheet PDF文件第110页浏览型号N25Q128A11B1241F的Datasheet PDF文件第111页浏览型号N25Q128A11B1241F的Datasheet PDF文件第113页浏览型号N25Q128A11B1241F的Datasheet PDF文件第114页浏览型号N25Q128A11B1241F的Datasheet PDF文件第115页浏览型号N25Q128A11B1241F的Datasheet PDF文件第116页  
Instructions  
N25Q128 - 1.8 V  
The Deep Power-down mode automatically stops at power-down, and the device always  
powers up in the Standby Power mode.  
The Deep Power-down (DP) instruction is entered by driving Chip Select (S) Low, followed  
by the instruction code on Serial Data input (DQ0). Chip Select (S) must be driven Low for  
the entire duration of the sequence.  
The instruction sequence is shown in Figure 42.  
Chip Select (S) must be driven High after the eighth bit of the instruction code has been  
latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as  
Chip Select (S) is driven High, it requires a delay of t before the supply current is reduced  
DP  
to I  
and the Deep Power-down mode is entered.  
CC2  
Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in  
progress, is rejected without having any effects on the cycle that is in progress.  
Figure 42. Deep Power-down instruction sequence  
S
t
DP  
0
1
2
3
4
5
6
7
C
Instruction  
DQ0  
Standby mode  
Deep power-down mode  
AI13744  
9.1.35  
Release from Deep Power-down (RDP)  
Once the device has entered the Deep Power-down mode, all instructions are ignored  
except the Release from Deep Power-down (RDP) instruction. Executing this instruction  
takes the device out of the Deep Power-down mode.  
The Release from Deep Power-down (RDP) instruction is entered by driving Chip Select (S)  
Low, followed by the instruction code on Serial Data input (DQ0). Chip Select (S) must be  
driven Low for the entire duration of the sequence.  
The instruction sequence is shown in Figure 43.  
The Release from Deep Power-down (RDP) instruction is terminated by driving Chip Select  
(S) High. Sending additional clock cycles on Serial Clock (C), while Chip Select (S) is driven  
Low, cause the instruction to be rejected, and not executed.  
After Chip Select (S) has been driven High, followed by a delay, t  
, the device is put in the  
RDP  
Standby mode. Chip Select (S) must remain High at least until this period is over. The  
device waits to be selected, so that it can receive, decode and execute instructions.  
Any Release from Deep Power-down (RDP) instruction, while an Erase, Program or Write  
cycle is in progress, is rejected without having any effects on the cycle that is in progress.  
112/185  
 复制成功!