ADVANCE
128Mb: x16, x32
MOBILE SDRAM
READ – DQM OPERATION1
T0
T1
T2
T3
T4
T5
T6
T7
T8
t
t
CL
CK
CLK
t
CH
t
t
CKS
CKH
CKE
t
t
CMS
CMH
COMMAND
ACTIVE
NOP
READ
t
NOP
NOP
NOP
NOP
NOP
NOP
t
CMS CMH
DQMU, DQML
t
AS
t
AH
2
A0-A9, A11
A10
ROW
COLUMN m
t
t
AH
AS
ENABLE AUTO PRECHARGE
ROW
DISABLE AUTO PRECHARGE
BANK
t
AS
t
AH
BA0, BA1
BANK
t
AC
t
t
t
t
t
OH
AC
OH
AC
OH
D
OUT
m
D
OUT m + 2
DOUT m + 3
DQ
t
LZ
t
t
t
HZ
LZ
HZ
t
RCD
CAS Latency
DON’T CARE
UNDEFINED
TIMING PARAMETERS
-8
-10
MAX UNITS
-8
-10
SYMBOL*
MIN
MAX
MIN
SYMBOL*
MIN
1
MAX
MIN
MAX UNITS
t
t
AC (3)
7
8
7
8
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CKH
1
ns
ns
ns
ns
t
t
AC (2)
CKS
2.5
1
2.5
1
t
t
AC (1)
19
22
CMH
t
t
AH
1
2.5
3
1
2.5
3
CMS
2.5
2.5
t
t
AS
HZ (3)
7
8
7
8
ns
ns
ns
ns
ns
ns
t
t
CH
HZ (2)
t
t
CL
3
3
HZ (1)
19
22
t
t
CK (3)
8
10
12
25
LZ
1
1
t
t
CK (2)
10
20
OH
2.5
20
2.5
20
t
t
CK (1)
RCD
*CAS latency indicated in parentheses.
NOTE: 1. For this example, the burst length = 4, and the CAS latency = 2.
2. x16: A9 and A11 = “Don’t Care”
x32: A8, A9,and A11 = “Don’t Care”
128Mb: x16, x32 Mobile SDRAM
MobileY95W_3V_F.p65 – Rev. F; Pub. 9/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2002, Micron Technology, Inc.
51
MICRON [ MICRON TECHNOLOGY ]
