欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PX16SOVZM6TP 参数 Datasheet PDF下载

M25PX16SOVZM6TP图片预览
型号: M25PX16SOVZM6TP
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆位,双I / O , 4 KB的界别分组擦除,串行闪存与75 MHz的SPI总线接口 [16-Mbit, dual I/O, 4-Kbyte subsector erase, serial Flash memory with 75 MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 65 页 / 1418 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号M25PX16SOVZM6TP的Datasheet PDF文件第48页浏览型号M25PX16SOVZM6TP的Datasheet PDF文件第49页浏览型号M25PX16SOVZM6TP的Datasheet PDF文件第50页浏览型号M25PX16SOVZM6TP的Datasheet PDF文件第51页浏览型号M25PX16SOVZM6TP的Datasheet PDF文件第53页浏览型号M25PX16SOVZM6TP的Datasheet PDF文件第54页浏览型号M25PX16SOVZM6TP的Datasheet PDF文件第55页浏览型号M25PX16SOVZM6TP的Datasheet PDF文件第56页  
DC and AC parameters  
M25PX16  
(1)  
Table 19. AC characteristics (50 MHz operation)  
Test conditions specified in Table 14 and Table 15.  
Symbol  
Alt.  
Parameter  
Min Typ  
Max Unit  
Clock frequency(1) for the following instructions: DOFR, DIFP,  
FAST_READ, PP, SE, BE, DP, RES, WREN, WRDI, RDID,  
RDSR, WRSR  
fC  
fR  
fC  
D.C.  
50  
25  
MHz  
Clock frequency for read instructions  
D.C.  
9
MHz  
ns  
(2)  
tCH  
tCLH Clock high time  
tCLL Clock low time  
(2)  
tCL  
9
ns  
(3)  
tCLCH  
Clock rise time(4) (peak to peak)  
0.1  
0.1  
5
V/ns  
V/ns  
ns  
tCHCL  
Clock fall time(4) (peak to peak)  
tCSS S active setup time (relative to C)  
S not active hold time (relative to C)  
tDSU Data in setup time  
(3)  
tSLCH  
tCHSL  
tDVCH  
tCHDX  
tCHSH  
tSHCH  
tSHSL  
5
ns  
2
ns  
tDH Data in hold time  
5
ns  
S active hold time (relative to C)  
S not active setup time (relative to C)  
tCSH S deselect time  
5
ns  
5
ns  
100  
ns  
(3)  
tSHQZ  
tDIS Output disable time  
8
8
ns  
tCLQV  
tCLQX  
tHLCH  
tCHHH  
tHHCH  
tCHHL  
tV  
tHO Output hold time  
HOLD setup time (relative to C)  
Clock Low to Output Valid  
ns  
0
5
5
5
5
ns  
ns  
HOLD hold time (relative to C)  
HOLD setup time (relative to C)  
HOLD hold time (relative to C)  
tLZ HOLD to Output Low-Z  
tHZ HOLD to Output High-Z  
Write protect setup time  
ns  
ns  
ns  
(3)  
tHHQX  
8
8
ns  
(3)  
tHLQZ  
ns  
(5)  
tWHSL  
20  
ns  
(5)  
tSHWL  
Write protect hold time  
100  
ns  
(3)  
tDP  
S High to deep power-down mode  
S High to standby mode  
3
µs  
µs  
(3)  
tRDP  
30  
1. 50 MHz operation is also available on VCC range 2.3 to 2.7 V.  
2. tCH + tCL must be greater than or equal to 1/ fC.  
3. Value guaranteed by characterization, not 100% tested in production.  
4. Expressed as a slew-rate.  
5. Only applicable as a constraint for a WRSR instruction when SRWD is set to ‘1’.  
52/65