Instructions
M25PX16
(1)
Table 10. Lock Register in
Sector Bit
Value
b7-b2
b1
‘0’
All sectors
Sector Lock Down bit value (refer to Table 9)
Sector Write Lock bit value (refer to Table 9)
b0
1. Values of (b1, b0) after power-up are defined in Section 7: Power-up and power-down.
6.15
Subsector Erase (SSE)
The Subsector Erase (SSE) instruction sets to 1 (FFh) all bits inside the chosen subsector.
Before it can be accepted, a Write Enable (WREN) instruction must previously have been
executed. After the Write Enable (WREN) instruction has been decoded, the device sets the
Write Enable Latch (WEL).
The Subsector Erase (SSE) instruction is entered by driving Chip Select (S) Low, followed
by the instruction code, and three address bytes on Serial Data input (DQ0). Any address
inside the Subsector (see Table 4) is a valid address for the Subsector Erase (SSE)
instruction. Chip Select (S) must be driven Low for the entire duration of the sequence.
The instruction sequence is shown in Figure 23.
Chip Select (S) must be driven High after the eighth bit of the last address byte has been
latched in, otherwise the Subsector Erase (SSE) instruction is not executed. As soon as
Chip Select (S) is driven High, the self-timed Subsector Erase cycle (whose duration is t
)
SSE
is initiated. While the Subsector Erase cycle is in progress, the Status Register may be read
to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Subsector Erase cycle, and is 0 when it is completed. At some
unspecified time before the cycle is complete, the Write Enable Latch (WEL) bit is reset.
A Subsector Erase (SSE) instruction issued to a sector that is hardware or software
protected, is not executed.
Any Subsector Erase (SSE) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 23. Subsector Erase (SSE) instruction sequence
S
0
1
2
3
4
5
6
7
8
9
29 30 31
C
Instruction
24 Bit Address
2
0
1
23 22
MSB
DQ0
AI13741
1. Address bits A23 to A22 are Don’t care.
40/65
MICRON [ MICRON TECHNOLOGY ]
