欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4580-I/PT 参数 Datasheet PDF下载

PIC18F4580-I/PT图片预览
型号: PIC18F4580-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与ECAN技术, 10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 490 页 / 8912 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4580-I/PT的Datasheet PDF文件第62页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第63页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第64页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第65页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第67页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第68页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第69页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第70页  
PIC18F2480/2580/4480/4580  
TABLE 5-4:  
INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)  
MCLR Resets,  
Power-on Reset,  
Brown-out Reset  
WDT Reset,  
RESETInstruction,  
Stack Resets  
Wake-up via WDT  
or Interrupt  
Register  
Applicable Devices  
RXF13EIDL(6) 2480 2580 4480 4580  
RXF13EIDH(6) 2480 2580 4480 4580  
RXF13SIDL(6) 2480 2580 4480 4580  
RXF13SIDH(6) 2480 2580 4480 4580  
RXF12EIDL(6) 2480 2580 4480 4580  
RXF12EIDH(6) 2480 2580 4480 4580  
RXF12SIDL(6) 2480 2580 4480 4580  
RXF12SIDH(6) 2480 2580 4480 4580  
RXF11EIDL(6) 2480 2580 4480 4580  
RXF11EIDH(6) 2480 2580 4480 4580  
RXF11SIDL(6) 2480 2580 4480 4580  
RXF11SIDH(6) 2480 2580 4480 4580  
RXF10EIDL(6) 2480 2580 4480 4580  
RXF10EIDH(6) 2480 2580 4480 4580  
RXF10SIDL(6) 2480 2580 4480 4580  
RXF10SIDH(6) 2480 2580 4480 4580  
xxxx xxxx  
xxxx xxxx  
xxx- x-xx  
xxxx xxxx  
xxxx xxxx  
xxxx xxxx  
xxx- x-xx  
xxxx xxxx  
xxxx xxxx  
xxxx xxxx  
xxx- x-xx  
xxxx xxxx  
xxxx xxxx  
xxxx xxxx  
xxx- x-xx  
xxxx xxxx  
xxxx xxxx  
xxxx xxxx  
xxx- x-xx  
xxxx xxxx  
xxxx xxxx  
xxxx xxxx  
xxx- x-xx  
xxxx xxxx  
xxxx xxxx  
xxxx xxxx  
xxx- x-xx  
xxxx xxxx  
xxxx xxxx  
xxxx xxxx  
xxx- x-xx  
xxxx xxxx  
uuuu uuuu  
uuuu uuuu  
uuu- u-uu  
uuuu uuuu  
uuuu uuuu  
uuuu uuuu  
uuu- u-uu  
uuuu uuuu  
uuuu uuuu  
uuuu uuuu  
uuu- u-uu  
uuuu uuuu  
uuuu uuuu  
uuuu uuuu  
uuu- u-uu  
uuuu uuuu  
uuuu uuuu  
uuuu uuuu  
uuu- u-uu  
uuuu uuuu  
uuuu uuuu  
uuuu uuuu  
uuu- u-uu  
uuuu uuuu  
uuuu uuuu  
uuuu uuuu  
uuu- u-uu  
uuuu uuuu  
uuuu uuuu  
uuuu uuuu  
uuu- u-uu  
uuuu uuuu  
uuuu uuuu  
uuuu uuuu  
uuu- u-uu  
uuuu uuuu  
uuuu uuuu  
uuuu uuuu  
uuu- u-uu  
uuuu uuuu  
uuuu uuuu  
uuuu uuuu  
uuu- u-uu  
uuuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
-uuu uuuu  
RXF9EIDL(6)  
RXF9EIDH(6) 2480 2580 4480 4580  
RXF9SIDL(6)  
2480 2580 4480 4580  
RXF9SIDH(6) 2480 2580 4480 4580  
RXF8EIDL(6)  
2480 2580 4480 4580  
RXF8EIDH(6) 2480 2580 4480 4580  
RXF8SIDL(6)  
2480 2580 4480 4580  
RXF8SIDH(6) 2480 2580 4480 4580  
RXF7EIDL(6)  
2480 2580 4480 4580  
RXF7EIDH(6) 2480 2580 4480 4580  
RXF7SIDL(6)  
2480 2580 4480 4580  
RXF7SIDH(6) 2480 2580 4480 4580  
RXF6EIDL(6)  
2480 2580 4480 4580  
RXF6EIDH(6) 2480 2580 4480 4580  
RXF6SIDL(6)  
2480 2580 4480 4580  
RXF6SIDH(6) 2480 2580 4480 4580  
2480 2580 4480 4580  
Legend: u= unchanged, x= unknown, -= unimplemented bit, read as ‘0’, q= value depends on condition.  
Shaded cells indicate conditions do not apply for the designated device.  
Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).  
2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt  
vector (0008h or 0018h).  
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are  
updated with the current value of the PC. The STKPTR is modified to point to the next location in the  
hardware stack.  
4: See Table 5-3 for Reset value for specific condition.  
5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When  
not enabled as PORTA pins, they are disabled and read ‘0’.  
6: This register reads all ‘0’s until ECAN™ technology is set up in Mode 1 or Mode 2.  
DS39637D-page 66  
© 2009 Microchip Technology Inc.  
 复制成功!