欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4580-I/PT 参数 Datasheet PDF下载

PIC18F4580-I/PT图片预览
型号: PIC18F4580-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与ECAN技术, 10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 490 页 / 8912 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4580-I/PT的Datasheet PDF文件第352页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第353页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第354页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第355页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第357页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第358页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第359页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第360页  
PIC18F2480/2580/4480/4580  
REGISTER 25-10: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)  
U-0  
U-0  
U-0  
U-0  
R/C-1  
EBTR3(1,2)  
R/C-1  
EBTR2(1,2)  
R/C-1  
EBTR1(2)  
R/C-1  
EBTR0(2)  
bit 7  
bit 0  
Legend:  
R = Readable bit  
C = Clearable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value when device is unprogrammed  
u = Unchanged from programmed state  
bit 7-4  
bit 3  
Unimplemented: Read as ‘0’  
EBTR3: Table Read Protection bit(1,2)  
1= Block 3 (006000-007FFFh) not protected from table reads executed in other blocks  
0= Block 3 (006000-007FFFh) protected from table reads executed in other blocks  
bit 2  
bit 1  
bit 0  
EBTR2: Table Read Protection bit(1,2)  
1= Block 2 (004000-005FFFh) not protected from table reads executed in other blocks  
0= Block 2 (004000-005FFFh) protected from table reads executed in other blocks  
EBTR1: Table Read Protection bit(2)  
1= Block 1 (002000-003FFFh) not protected from table reads executed in other blocks  
0= Block 1 (002000-003FFFh) protected from table reads executed in other blocks  
EBTR0: Table Read Protection bit(2)  
1= Block 0 (000800-001FFFh) not protected from table reads executed in other blocks  
0= Block 0 (000800-001FFFh) protected from table reads executed in other blocks  
Note 1: Unimplemented in PIC18FX480 devices; maintain this bit set.  
2: It is recommended to enable the corresponding CPx bit to protect the block from external read operations.  
REGISTER 25-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)  
U-0  
R/C-1  
EBTRB(1)  
U-0  
U-0  
U-0  
U-0  
U-0  
U-0  
bit 7  
bit 0  
Legend:  
R = Readable bit  
C = Clearable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value when device is unprogrammed  
u = Unchanged from programmed state  
bit 7  
bit 6  
Unimplemented: Read as ‘0’  
EBTRB: Boot Block Table Read Protection bit(1)  
1= Boot Block (000000-0007FFh) not protected from table reads executed in other blocks  
0= Boot Block (000000-0007FFh) protected from table reads executed in other blocks  
bit 5-0  
Unimplemented: Read as ‘0’  
Note 1: It is recommended to enable the corresponding CPx bit to protect the block from external read operations.  
DS39637D-page 356  
© 2009 Microchip Technology Inc.  
 复制成功!