PIC18F2480/2580/4480/4580
FIGURE 24-1:
CAN BUFFERS AND PROTOCOL ENGINE BLOCK DIAGRAM
16 - 4 to 1 MUXs
BUFFERS
Acceptance Filters
(RXF0-RXF05)
TXB0
TXB1
TXB2
VCC
A
c
c
e
p
t
MODE 0
RXF15
Acceptance Filters
(RXF06-RXF15)
MODE 1, 2
MODE 0
2 RX
Buffers
Message
Queue
Control
Identifier
M
A
B
Transmit Byte Sequencer
Data Field
Rcv Byte
MODE 1, 2
6 TX/RX
Buffers
Transmit Option
MESSAGE
BUFFERS
PROTOCOL
ENGINE
Receive
REC
TEC
Error
Counter
Transmit
Error
Counter
Err-Pas
Bus-Off
Transmit<7:0>
Shift<14:0>
Receive<8:0>
{Transmit<5:0>, Receive<8:0>}
Comparator
Protocol
Finite
State
Machine
CRC<14:0>
Bit
Timing
Logic
Transmit
Logic
Clock
Generator
Configuration
Registers
TX
RX
DS39637D-page 280
© 2009 Microchip Technology Inc.