欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4580-I/PT 参数 Datasheet PDF下载

PIC18F4580-I/PT图片预览
型号: PIC18F4580-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与ECAN技术, 10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 490 页 / 8912 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4580-I/PT的Datasheet PDF文件第196页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第197页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第198页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第199页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第201页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第202页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第203页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第204页  
PIC18F2480/2580/4480/4580  
2
18.4.1  
REGISTERS  
18.4 I C Mode  
The MSSP module has six registers for I2C operation.  
These are:  
The MSSP module in I2C mode fully implements all  
master and slave functions (including general call  
support) and provides interrupts on Start and Stop bits  
in hardware to determine a free bus (multi-master  
function). The MSSP module implements the standard  
mode specifications, as well as 7-bit and 10-bit  
addressing.  
• MSSP Control Register 1 (SSPCON1)  
• MSSP Control Register 2 (SSPCON2)  
• MSSP Status Register (SSPSTAT)  
• Serial Receive/Transmit Buffer Register  
(SSPBUF)  
Two pins are used for data transfer:  
• MSSP Shift Register (SSPSR) – Not directly  
accessible  
• Serial Clock (SCL) – RC3/SCK/SCL  
• Serial Data (SDA) – RC4/SDI/SDA  
• MSSP Address Register (SSPADD)  
The user must configure these pins as inputs or outputs  
through the TRISC<4:3> bits.  
SSPCON1, SSPCON2 and SSPSTAT are the control  
and status registers in I2C mode operation. The  
SSPCON1 and SSPCON2 registers are readable and  
writable. The lower 6 bits of the SSPSTAT are read-only.  
The upper two bits of the SSPSTAT are read/write.  
FIGURE 18-7:  
MSSP BLOCK DIAGRAM  
(I2C™ MODE)  
SSPSR is the shift register used for shifting data in or  
out. SSPBUF is the buffer register to which data bytes  
are written to or read from.  
Internal  
Data Bus  
Write  
Read  
SSPADD register holds the slave device address  
when the MSSP is configured in I2C Slave mode.  
When the MSSP is configured in Master mode, the  
lower seven bits of SSPADD act as the Baud Rate  
Generator reload value.  
SSPBUF reg  
Shift  
Clock  
SCL  
SDA  
In receive operations, SSPSR and SSPBUF together,  
create a double-buffered receiver. When SSPSR  
receives a complete byte, it is transferred to SSPBUF  
and the SSPIF interrupt is set.  
SSPSR reg  
MSb LSb  
Addr Match  
Match Detect  
SSPADD reg  
During transmission, the SSPBUF is not double-  
buffered. A write to SSPBUF will write to both SSPBUF  
and SSPSR.  
Set, Reset  
S, P bits  
(SSPSTAT reg)  
Start and  
Stop bit Detect  
DS39637D-page 200  
© 2009 Microchip Technology Inc.  
 复制成功!