欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4520-I/PT 参数 Datasheet PDF下载

PIC18F4520-I/PT图片预览
型号: PIC18F4520-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号PIC18F4520-I/PT的Datasheet PDF文件第195页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第196页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第197页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第198页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第200页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第201页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第202页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第203页  
PIC18F2420/2520/4420/4520
FIGURE 17-27:
BUS COLLISION DURING START CONDITION (SCL =
0)
SDA =
0,
SCL =
1
T
BRG
T
BRG
SDA
Set SEN, enable Start
sequence if SDA =
1,
SCL =
1
SCL =
0
before SDA =
0,
bus collision occurs. Set BCLIF.
SCL =
0
before BRG time-out,
bus collision occurs. Set BCLIF.
BCLIF
Interrupt cleared
in software
S
SSPIF
‘0’
‘0’
‘0’
‘0’
SCL
SEN
FIGURE 17-28:
BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION
SDA =
0,
SCL =
1
Set S
Less than T
BRG
T
BRG
Set SSPIF
SDA
SDA pulled low by other master.
Reset BRG and assert SDA.
SCL
S
SCL pulled low after BRG
time-out
Set SEN, enable Start
sequence if SDA =
1,
SCL =
1
SEN
BCLIF
‘0’
S
SSPIF
SDA =
0,
SCL =
1,
set SSPIF
Interrupts cleared
in software
©
2008 Microchip Technology Inc.
DS39631E-page 197