欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4520-I/PT 参数 Datasheet PDF下载

PIC18F4520-I/PT图片预览
型号: PIC18F4520-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4520-I/PT的Datasheet PDF文件第194页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第195页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第196页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第197页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第199页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第200页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第201页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第202页  
PIC18F2420/2520/4420/4520  
If the SDA pin is sampled low during this count, the  
17.4.17.1 Bus Collision During a Start  
Condition  
BRG is reset and the SDA line is asserted early  
(Figure 17-28). If, however, a ‘1’ is sampled on the SDA  
pin, the SDA pin is asserted low at the end of the BRG  
count. The Baud Rate Generator is then reloaded and  
counts down to 0; if the SCL pin is sampled as ‘0’  
during this time, a bus collision does not occur. At the  
end of the BRG count, the SCL pin is asserted low.  
During a Start condition, a bus collision occurs if:  
a) SDA or SCL is sampled low at the beginning of  
the Start condition (Figure 17-26).  
b) SCL is sampled low before SDA is asserted low  
(Figure 17-27).  
During a Start condition, both the SDA and the SCL  
pins are monitored.  
Note:  
The reason that bus collision is not a factor  
during a Start condition is that no two bus  
masters can assert a Start condition at the  
exact same time. Therefore, one master  
will always assert SDA before the other.  
This condition does not cause a bus colli-  
sion because the two masters must be  
allowed to arbitrate the first address fol-  
lowing the Start condition. If the address is  
the same, arbitration must be allowed to  
continue into the data portion, Repeated  
Start or Stop conditions.  
If the SDA pin is already low, or the SCL pin is already  
low, then all of the following occur:  
• the Start condition is aborted,  
• the BCLIF flag is set and  
the MSSP module is reset to its Idle state  
(Figure 17-26).  
The Start condition begins with the SDA and SCL pins  
deasserted. When the SDA pin is sampled high, the  
Baud Rate Generator is loaded from SSPADD<6:0>  
and counts down to 0. If the SCL pin is sampled low  
while SDA is high, a bus collision occurs because it is  
assumed that another master is attempting to drive a  
data ‘1’ during the Start condition.  
FIGURE 17-26:  
BUS COLLISION DURING START CONDITION (SDA ONLY)  
SDA goes low before the SEN bit is set.  
Set BCLIF,  
S bit and SSPIF set because  
SDA = 0, SCL = 1.  
SDA  
SCL  
SEN  
Set SEN, enable Start  
condition if SDA = 1, SCL = 1  
SEN cleared automatically because of bus collision.  
MSSP module reset into Idle state.  
SDA sampled low before  
Start condition. Set BCLIF.  
S bit and SSPIF set because  
SDA = 0, SCL = 1.  
BCLIF  
SSPIF and BCLIF are  
cleared in software  
S
SSPIF  
SSPIF and BCLIF are  
cleared in software  
DS39631E-page 196  
© 2008 Microchip Technology Inc.