欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4520-I/P 参数 Datasheet PDF下载

PIC18F4520-I/P图片预览
型号: PIC18F4520-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4520-I/P的Datasheet PDF文件第95页浏览型号PIC18F4520-I/P的Datasheet PDF文件第96页浏览型号PIC18F4520-I/P的Datasheet PDF文件第97页浏览型号PIC18F4520-I/P的Datasheet PDF文件第98页浏览型号PIC18F4520-I/P的Datasheet PDF文件第100页浏览型号PIC18F4520-I/P的Datasheet PDF文件第101页浏览型号PIC18F4520-I/P的Datasheet PDF文件第102页浏览型号PIC18F4520-I/P的Datasheet PDF文件第103页  
PIC18F2420/2520/4420/4520  
REGISTER 9-5:  
PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2  
R/W-0  
OSCFIF  
bit 7  
R/W-0  
CMIF  
U-0  
R/W-0  
EEIF  
R/W-0  
BCLIF  
R/W-0  
R/W-0  
R/W-0  
HLVDIF  
TMR3IF  
CCP2IF  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
bit 6  
OSCFIF: Oscillator Fail Interrupt Flag bit  
1= Device oscillator failed, clock input has changed to INTOSC (must be cleared in software)  
0= Device clock operating  
CMIF: Comparator Interrupt Flag bit  
1= Comparator input has changed (must be cleared in software)  
0= Comparator input has not changed  
bit 5  
bit 4  
Unimplemented: Read as ‘0’  
EEIF: Data EEPROM/Flash Write Operation Interrupt Flag bit  
1= The write operation is complete (must be cleared in software)  
0= The write operation is not complete or has not been started  
bit 3  
bit 2  
bit 1  
bit 0  
BCLIF: Bus Collision Interrupt Flag bit  
1= A bus collision occurred (must be cleared in software)  
0= No bus collision occurred  
HLVDIF: High/Low-Voltage Detect Interrupt Flag bit  
1= A high/low-voltage condition occurred (direction determined by VDIRMAG bit, HLVDCON<7>)  
0= A high/low-voltage condition has not occurred  
TMR3IF: TMR3 Overflow Interrupt Flag bit  
1= TMR3 register overflowed (must be cleared in software)  
0= TMR3 register did not overflow  
CCP2IF: CCP2 Interrupt Flag bit  
Capture mode:  
1= A TMR1 register capture occurred (must be cleared in software)  
0= No TMR1 register capture occurred  
Compare mode:  
1= A TMR1 register compare match occurred (must be cleared in software)  
0= No TMR1 register compare match occurred  
PWM mode:  
Unused in this mode.  
© 2008 Microchip Technology Inc.  
DS39631E-page 97  
 复制成功!