欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18C452-I/L 参数 Datasheet PDF下载

PIC18C452-I/L图片预览
型号: PIC18C452-I/L
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能微控制器,10位A / D [High-Performance Microcontrollers with 10-Bit A/D]
分类和应用: 微控制器
文件页数/大小: 296 页 / 4835 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18C452-I/L的Datasheet PDF文件第213页浏览型号PIC18C452-I/L的Datasheet PDF文件第214页浏览型号PIC18C452-I/L的Datasheet PDF文件第215页浏览型号PIC18C452-I/L的Datasheet PDF文件第216页浏览型号PIC18C452-I/L的Datasheet PDF文件第218页浏览型号PIC18C452-I/L的Datasheet PDF文件第219页浏览型号PIC18C452-I/L的Datasheet PDF文件第220页浏览型号PIC18C452-I/L的Datasheet PDF文件第221页  
PIC18CXX2  
MOVLW  
MOVWF  
Move literal to WREG  
[ label ] MOVLW k  
0 k 255  
Move WREG to f  
Syntax:  
Syntax:  
[ label ] MOVWF f,a  
Operands:  
Operation:  
Operands:  
0 f 255  
a
[0,1]  
k WREG  
Operation:  
(WREG) f  
Status Affected:  
Encoding:  
None  
Status Affected:  
Encoding:  
None  
0000  
1110  
kkkk  
kkkk  
0110  
111a  
ffff  
ffff  
Description:  
The eight bit literal ’k’ is loaded into  
WREG.  
Description:  
Move data from WREG to register  
’f’. Location ’f’ can be anywhere in  
the 256 byte bank. If ’a’ is 0, the  
Access Bank will be selected, over-  
riding the BSR value. If ’a’ = 1,  
then the bank will be selected as  
per the BSR value (default).  
Words:  
Cycles:  
1
1
Q Cycle Activity:  
Q1  
Q2  
Q3  
Q4  
Decode  
Read  
literal ’k’  
Process  
Data  
Write to  
WREG  
Words:  
Cycles:  
1
1
MOVLW  
0x5A  
Example:  
Q Cycle Activity:  
Q1  
After Instruction  
Q2  
Q3  
Q4  
WREG  
=
0x5A  
Decode  
Read  
register ’f’  
Process  
Data  
Write  
register ’f’  
MOVWF  
REG, 0  
Example:  
Before Instruction  
WREG  
REG  
=
=
0x4F  
0xFF  
After Instruction  
WREG  
REG  
=
=
0x4F  
0x4F  
7/99 Microchip Technology Inc.  
Preliminary  
DS39026B-page 217  
 复制成功!