欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18C452-I/L 参数 Datasheet PDF下载

PIC18C452-I/L图片预览
型号: PIC18C452-I/L
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能微控制器,10位A / D [High-Performance Microcontrollers with 10-Bit A/D]
分类和应用: 微控制器
文件页数/大小: 296 页 / 4835 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18C452-I/L的Datasheet PDF文件第133页浏览型号PIC18C452-I/L的Datasheet PDF文件第134页浏览型号PIC18C452-I/L的Datasheet PDF文件第135页浏览型号PIC18C452-I/L的Datasheet PDF文件第136页浏览型号PIC18C452-I/L的Datasheet PDF文件第138页浏览型号PIC18C452-I/L的Datasheet PDF文件第139页浏览型号PIC18C452-I/L的Datasheet PDF文件第140页浏览型号PIC18C452-I/L的Datasheet PDF文件第141页  
PIC18CXX2  
14.3.6 I2C MASTER MODE START CONDITION  
TIMING  
14.3.6.1 WCOL STATUS FLAG  
If the user writes the SSPBUF when an START  
sequence is in progress, the WCOL is set and the con-  
tents of the buffer are unchanged (the write doesn’t  
occur).  
To initiate a START condition, the user sets the start  
condition enable bit SEN (SSPCON2<0>). If the SDA  
and SCL pins are sampled high, the baud rate genera-  
tor is re-loaded with the contents of SSPADD<6:0> and  
starts its count. If SCL and SDA are both sampled high  
when the baud rate generator times out (TBRG), the  
SDA pin is driven low. The action of the SDA being  
driven low, while SCL is high, is the START condition,  
and causes the S bit (SSPSTAT<3>) to be set. Follow-  
ing this, the baud rate generator is reloaded with the  
contents of SSPADD<6:0> and resumes its count.  
When the baud rate generator times out (TBRG), the  
SEN bit (SSPCON2<0>) will be automatically cleared  
by hardware, the baud rate generator is suspended  
leaving the SDA line held low and the START condition  
is complete.  
Note: Because queueing of events is not  
allowed, writing to the lower 5 bits of  
SSPCON2 is disabled until the START  
condition is complete.  
Note: If at the beginning of the START condition,  
the SDA and SCL pins are already sam-  
pled low, or if during the START condition  
the SCL line is sampled low before the SDA  
line is driven low, a bus collision occurs, the  
Bus Collision Interrupt Flag BCLIF is set,  
the START condition is aborted, and the  
I2C module is reset into its IDLE state.  
FIGURE 14-16: FIRST START BIT TIMING  
Set S bit (SSPSTAT<3>)  
Write to SEN bit occurs here.  
SDA = 1,  
At completion of start bit,  
Hardware clears SEN bit  
and sets SSPIF bit  
SCL = 1  
TBRG  
TBRG  
Write to SSPBUF occurs here  
1st Bit  
2nd Bit  
SDA  
TBRG  
SCL  
TBRG  
S
7/99 Microchip Technology Inc.  
Preliminary  
DS39026B-page 137  
 复制成功!