欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2320-I/SP 参数 Datasheet PDF下载

PIC18F2320-I/SP图片预览
型号: PIC18F2320-I/SP
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚高性能,增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 388 页 / 6899 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2320-I/SP的Datasheet PDF文件第291页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第292页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第293页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第294页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第296页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第297页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第298页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第299页  
PIC18F2220/2320/4220/4320  
SWAPF  
Swap f  
Syntax:  
[ label ] SWAPF f [,d [,a]]  
Operands:  
0 f 255  
d [0,1]  
a [0,1]  
Operation:  
(f<3:0>) dest<7:4>,  
(f<7:4>) dest<3:0>  
Status Affected:  
Encoding:  
None  
0011  
10da  
ffff  
ffff  
Description:  
The upper and lower nibbles of reg-  
ister ‘f’ are exchanged. If ‘d’ is ‘0’,  
the result is placed in W. If ‘d’ is ‘1’,  
the result is placed in register ‘f’  
(default). If ‘a’ is ‘0’, the Access  
Bank will be selected, overriding  
the BSR value. If ‘a’ is ‘1’, then the  
bank will be selected as per the  
BSR value (default).  
Words:  
Cycles:  
1
1
Q Cycle Activity:  
Q1  
Q2  
Q3  
Q4  
Decode  
Read  
register ‘f’  
Process  
Data  
Write to  
destination  
SWAPF  
REG  
Example:  
Before Instruction  
REG  
=
0x53  
0x35  
After Instruction  
REG  
=
2003 Microchip Technology Inc.  
DS39599C-page 293  
 复制成功!