欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2320-I/SP 参数 Datasheet PDF下载

PIC18F2320-I/SP图片预览
型号: PIC18F2320-I/SP
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚高性能,增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 388 页 / 6899 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2320-I/SP的Datasheet PDF文件第15页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第16页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第17页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第18页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第20页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第21页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第22页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第23页  
PIC18F2220/2320/4220/4320  
TABLE 1-3:  
Pin Name  
PIC18F4220/4320 PINOUT I/O DESCRIPTIONS (CONTINUED)  
Pin Number  
Pin Buffer  
Type Type  
Description  
PDIP TQFP QFN  
PORTD is a bidirectional I/O port or a Parallel Slave Port  
(PSP) for interfacing to a microprocessor port. These pins  
have TTL input buffers when PSP module is enabled.  
RD0/PSP0  
RD0  
19  
20  
21  
22  
27  
28  
38  
39  
40  
41  
2
38  
39  
40  
41  
2
I/O  
I/O  
ST  
TTL  
Digital I/O.  
Parallel Slave Port data.  
PSP0  
RD1/PSP1  
RD1  
I/O  
I/O  
ST  
TTL  
Digital I/O.  
Parallel Slave Port data.  
PSP1  
RD2/PSP2  
RD2  
I/O  
I/O  
ST  
TTL  
Digital I/O.  
Parallel Slave Port data.  
PSP2  
RD3/PSP3  
RD3  
I/O  
I/O  
ST  
TTL  
Digital I/O.  
Parallel Slave Port data.  
PSP3  
RD4/PSP4  
RD4  
I/O  
I/O  
ST  
TTL  
Digital I/O.  
Parallel Slave Port data.  
PSP4  
RD5/PSP5/P1B  
RD5  
3
3
I/O  
I/O  
O
ST  
TTL  
Digital I/O.  
Parallel Slave Port data.  
Enhanced CCP1 output.  
PSP5  
P1B  
RD6/PSP6/P1C  
RD6  
29  
30  
4
5
4
5
I/O  
I/O  
O
ST  
TTL  
Digital I/O.  
Parallel Slave Port data.  
Enhanced CCP1 output.  
PSP6  
P1C  
RD7/PSP7/P1D  
RD7  
I/O  
I/O  
O
ST  
TTL  
Digital I/O.  
Parallel Slave Port data.  
Enhanced CCP1 output.  
PSP7  
P1D  
Legend: TTL = TTL compatible input  
ST = Schmitt Trigger input with CMOS levels  
= Output  
OD = Open-drain (no diode to VDD)  
CMOS = CMOS compatible input or output  
I
= Input  
O
P
= Power  
Note 1: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.  
2: Alternate assignment for CCP2 when CCP2MX is cleared.  
2003 Microchip Technology Inc.  
DS39599C-page 17