欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F685-I/SS 参数 Datasheet PDF下载

PIC16F685-I/SS图片预览
型号: PIC16F685-I/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 20引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [20-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 294 页 / 5272 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F685-I/SS的Datasheet PDF文件第103页浏览型号PIC16F685-I/SS的Datasheet PDF文件第104页浏览型号PIC16F685-I/SS的Datasheet PDF文件第105页浏览型号PIC16F685-I/SS的Datasheet PDF文件第106页浏览型号PIC16F685-I/SS的Datasheet PDF文件第108页浏览型号PIC16F685-I/SS的Datasheet PDF文件第109页浏览型号PIC16F685-I/SS的Datasheet PDF文件第110页浏览型号PIC16F685-I/SS的Datasheet PDF文件第111页  
PIC16F631/677/685/687/689/690  
8.10.5  
FIXED VOLTAGE REFERENCE  
8.10.7  
VOLTAGE REFERENCE  
SELECTION  
The fixed voltage reference is independent of VDD, with  
a nominal output voltage of 0.6V. This reference can be  
enabled by setting the VP6EN bit of the VRCON  
register to ‘1’. This reference is always enabled when  
the HFINTOSC oscillator is active.  
Multiplexers on the output of the Voltage Reference  
module enable selection of either the CVREF or fixed  
voltage reference for use by the comparators.  
Setting the C1VREN bit of the VRCON register enables  
current to flow in the CVREF voltage divider and selects  
the CVREF voltage for use by C1. Clearing the C1VREN  
bit selects the fixed voltage for use by C1.  
8.10.6  
FIXED VOLTAGE REFERENCE  
STABILIZATION PERIOD  
When the Fixed Voltage Reference module is enabled,  
it will require some time for the reference and its  
amplifier circuits to stabilize. The user program must  
include a small delay routine to allow the module to  
settle. See the electrical specifications section for the  
minimum delay requirement.  
Setting the C2VREN bit of the VRCON register enables  
current to flow in the CVREF voltage divider and selects  
the CVREF voltage for use by C2. Clearing the C2VREN  
bit selects the fixed voltage for use by C2.  
When both the C1VREN and C2VREN bits are cleared,  
current flow in the CVREF voltage divider is disabled  
minimizing the power drain of the voltage reference  
peripheral.  
FIGURE 8-8:  
COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM  
16 Stages  
8R  
R
R
R
R
VDD  
VRR  
8R  
16-1 Analog  
MUX  
CVREF  
To Comparators  
and ADC module  
(1)  
VR<3:0>  
C1VREN  
C2VREN  
VP6EN  
Sleep  
HFINTOSC enable  
EN  
FixedRef  
0.6V  
Fixed Voltage  
Reference  
To Comparators  
and ADC module  
Note 1: Care should be taken to ensure VREF remains  
within the comparator common mode input  
range. See Section 17.0 “Electrical Specifica-  
tions” for more detail.  
© 2007 Microchip Technology Inc.  
DS41262D-page 105  
 复制成功!