欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F57-I/SO 参数 Datasheet PDF下载

PIC16F57-I/SO图片预览
型号: PIC16F57-I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 基于闪存的8位CMOS微控制器系列 [Flash-Based, 8-Bit CMOS Microcontroller Series]
分类和应用: 闪存微控制器
文件页数/大小: 88 页 / 1373 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F57-I/SO的Datasheet PDF文件第10页浏览型号PIC16F57-I/SO的Datasheet PDF文件第11页浏览型号PIC16F57-I/SO的Datasheet PDF文件第12页浏览型号PIC16F57-I/SO的Datasheet PDF文件第13页浏览型号PIC16F57-I/SO的Datasheet PDF文件第15页浏览型号PIC16F57-I/SO的Datasheet PDF文件第16页浏览型号PIC16F57-I/SO的Datasheet PDF文件第17页浏览型号PIC16F57-I/SO的Datasheet PDF文件第18页  
PIC16F5X  
2.1  
Clocking Scheme/Instruction  
Cycle  
2.2  
Instruction Flow/Pipelining  
An instruction cycle consists of four Q cycles (Q1, Q2,  
Q3 and Q4). The instruction fetch and execute are  
pipelined such that fetch takes one instruction cycle,  
while decode and execute takes another instruction  
cycle. However, due to the pipelining, each instruction  
effectively executes in one cycle. If an instruction  
causes the Program Counter to change (e.g., GOTO),  
then two cycles are required to complete the instruction  
(Example 2-1).  
The clock input (OSC1/CLKIN pin) is internally divided  
by four to generate four non-overlapping quadrature  
clocks, namely Q1, Q2, Q3 and Q4. Internally, the  
Program Counter (PC) is incremented every Q1 and  
the instruction is fetched from program memory and  
latched into the instruction register in Q4. It is decoded  
and executed during the following Q1 through Q4. The  
clocks and instruction execution flow are shown in  
Figure 2-2 and Example 2-1.  
A fetch cycle begins with the Program Counter (PC)  
incrementing in Q1.  
In the execution cycle, the fetched instruction is latched  
into the instruction register in cycle Q1. This instruction  
is then decoded and executed during the Q2, Q3 and  
Q4 cycles. Data memory is read during Q2 (operand  
read) and written during Q4 (destination write).  
FIGURE 2-2:  
CLOCK/INSTRUCTION CYCLE  
Q2  
Q3  
Q4  
Q2  
Q3  
Q4  
Q2  
Q3  
Q4  
Q1  
Q1  
Q1  
OSC1  
Q1  
Q2  
Q3  
Q4  
PC  
Internal  
phase  
clock  
PC  
PC + 1  
PC + 2  
OSC2/CLKOUT  
(RC mode)  
Fetch INST (PC)  
Execute INST (PC - 1)  
Fetch INST (PC + 1)  
Execute INST (PC)  
Fetch INST (PC + 2)  
Execute INST (PC + 1)  
EXAMPLE 2-1:  
INSTRUCTION PIPELINE FLOW  
1. MOVLW H'55'  
2. MOVWF PORTB  
3. CALL SUB_1  
Fetch 1  
Execute 1  
Fetch 2  
Execute 2  
Fetch 3  
Execute 3  
Fetch 4  
4. BSF  
PORTA, BIT3  
Flush  
Fetch SUB_1 Execute SUB_1  
All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction  
is “flushed” from the pipeline, while the new instruction is being fetched and then executed.  
DS41213D-page 12  
© 2007 Microchip Technology Inc.