欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F767-I/SP 参数 Datasheet PDF下载

PIC16F767-I/SP图片预览
型号: PIC16F767-I/SP
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚, 8位CMOS闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin, 8-Bit CMOS Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 4898 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号PIC16F767-I/SP的Datasheet PDF文件第85页浏览型号PIC16F767-I/SP的Datasheet PDF文件第86页浏览型号PIC16F767-I/SP的Datasheet PDF文件第87页浏览型号PIC16F767-I/SP的Datasheet PDF文件第88页浏览型号PIC16F767-I/SP的Datasheet PDF文件第90页浏览型号PIC16F767-I/SP的Datasheet PDF文件第91页浏览型号PIC16F767-I/SP的Datasheet PDF文件第92页浏览型号PIC16F767-I/SP的Datasheet PDF文件第93页  
PIC16F7X7
9.0
CAPTURE/COMPARE/PWM
MODULES
9.2
CCP2 Module
Capture/Compare/PWM Register 2 (CCPR2) is com-
prised of two 8-bit registers: CCPR2L (low byte) and
CCPR2H (high byte). The CCP2CON register controls
the operation of CCP2. The special event trigger is gen-
erated by a compare match; it will clear both TMR1H and
TMR1L registers and start an A/D conversion (if the A/D
module is enabled).
Additional information on CCP modules is available in
the
“PICmicro
®
Mid-Range MCU Family Reference
Manual”
(DS33023) and in Application Note
AN594
“Using the CCP Module(s)”
(DS00594).
Each Capture/Compare/PWM (CCP) module contains
a 16-bit register which can operate as a:
• 16-bit Capture register
• 16-bit Compare register
• PWM Master/Slave Duty Cycle register
The CCP1, CCP2 and CCP3 modules are identical in
operation, with the exception being the operation of the
special event trigger. Table 9-1 and Table 9-2 show the
resources and interactions of the CCP module(s). In
the following sections, the operation of a CCP module
is described with respect to CCP1. CCP2 and CCP3
operate the same as CCP1, except where noted.
9.3
CCP3 Module
9.1
CCP1 Module
Capture/Compare/PWM Register 1 (CCPR1) is
comprised of two 8-bit registers: CCPR1L (low byte)
and CCPR1H (high byte). The CCP1CON register con-
trols the operation of CCP1. The special event trigger
is generated by a compare match and will clear both
TMR1H and TMR1L registers.
Capture/Compare/PWM Register 3 (CCPR3) is com-
prised of two 8-bit registers: CCPR3L (low byte) and
CCPR3H (high byte). The CCP3CON register controls
the operation of CCP3.
TABLE 9-1:
CCP MODE – TIMER
RESOURCES REQUIRED
Timer Resource
Timer1
Timer1
Timer2
CCP Mode
Capture
Compare
PWM
TABLE 9-2:
Capture
Capture
Compare
PWM
PWM
PWM
INTERACTION OF TWO CCP MODULES
Interaction
Same TMR1 time base.
Same TMR1 time base.
Same TMR1 time base.
The PWMs will have the same frequency and update rate (TMR2 interrupt).
The rising edges are aligned.
None.
None.
Capture
Compare
Compare
PWM
Capture
Compare
CCPx Mode CCPy Mode
2004 Microchip Technology Inc.
DS30498C-page 87