欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F767-I/SP 参数 Datasheet PDF下载

PIC16F767-I/SP图片预览
型号: PIC16F767-I/SP
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚, 8位CMOS闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin, 8-Bit CMOS Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 4898 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号PIC16F767-I/SP的Datasheet PDF文件第129页浏览型号PIC16F767-I/SP的Datasheet PDF文件第130页浏览型号PIC16F767-I/SP的Datasheet PDF文件第131页浏览型号PIC16F767-I/SP的Datasheet PDF文件第132页浏览型号PIC16F767-I/SP的Datasheet PDF文件第134页浏览型号PIC16F767-I/SP的Datasheet PDF文件第135页浏览型号PIC16F767-I/SP的Datasheet PDF文件第136页浏览型号PIC16F767-I/SP的Datasheet PDF文件第137页  
PIC16F7X7
10.4.17.3
Bus Collision During a Stop
Condition
Bus collision occurs during a Stop condition if:
a)
After the SDA pin has been deasserted and
allowed to float high, SDA is sampled low after
the BRG has timed out.
After the SCL pin is deasserted, SCL is sampled
low before SDA goes high.
The Stop condition begins with SDA asserted low.
When SDA is sampled low, the SCL pin is allowed to
float. When the pin is sampled high (clock arbitration),
the Baud Rate Generator is loaded with SSPADD<6:0>
and counts down to 0. After the BRG times out, SDA is
sampled. If SDA is sampled low, a bus collision has
occurred. This is due to another master attempting to
drive a data ‘0’ (Figure 10-31). If the SCL pin is
sampled low before SDA is allowed to float high, a bus
collision occurs. This is another case of another master
attempting to drive a data ‘0’ (Figure 10-32).
b)
FIGURE 10-31:
BUS COLLISION DURING A STOP CONDITION (CASE 1)
T
BRG
T
BRG
T
BRG
SDA sampled
low after T
BRG
,
set BCLIF
SDA
SDA asserted low
SCL
PEN
BCLIF
P
SSPIF
‘0’
‘0’
FIGURE 10-32:
BUS COLLISION DURING A STOP CONDITION (CASE 2)
T
BRG
T
BRG
T
BRG
SDA
Assert SDA
SCL
PEN
BCLIF
P
SSPIF
‘0’
‘0’
SCL goes low before SDA goes high,
set BCLIF
2004 Microchip Technology Inc.
DS30498C-page 131