欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC12F635-I/SN 参数 Datasheet PDF下载

PIC12F635-I/SN图片预览
型号: PIC12F635-I/SN
PDF下载: 下载PDF文件 查看货源
内容描述: 8月14日引脚,基于闪存的8位CMOS微控制器采用纳瓦技术 [8/14-Pin, Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 234 页 / 3856 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC12F635-I/SN的Datasheet PDF文件第128页浏览型号PIC12F635-I/SN的Datasheet PDF文件第129页浏览型号PIC12F635-I/SN的Datasheet PDF文件第130页浏览型号PIC12F635-I/SN的Datasheet PDF文件第131页浏览型号PIC12F635-I/SN的Datasheet PDF文件第133页浏览型号PIC12F635-I/SN的Datasheet PDF文件第134页浏览型号PIC12F635-I/SN的Datasheet PDF文件第135页浏览型号PIC12F635-I/SN的Datasheet PDF文件第136页  
PIC12F635/PIC16F636/639  
REGISTER 12-1: CONFIG: CONFIGURATION WORD REGISTER  
WURE  
FCMEN  
WDTE  
IESO  
BOREN1  
FOSC1  
BOREN0  
bit 8  
bit 15  
bit 7  
CPD  
CP  
MCLRE  
PWRTE  
FOSC2  
FOSC0  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
P = Programmable’  
‘0’ = Bit is cleared  
U = Unimplemented bit, read as ‘0’  
x = Bit is unknown  
bit 15-13  
bit 12  
Unimplemented: Read as ‘1’  
WURE: Wake-up Reset Enable bit  
1= Standard wake-up and continue enabled  
0= Wake-up and Reset enabled  
bit 11  
bit 10  
bit 9-8  
FCMEN: Fail-Safe Clock Monitor Enabled bit  
1= Fail-Safe Clock Monitor is enabled  
0= Fail-Safe Clock Monitor is disabled  
IESO: Internal External Switchover bit  
1= Internal External Switchover mode is enabled  
0= Internal External Switchover mode is disabled  
(1)  
BOREN<1:0>: Brown-out Reset Selection bits  
11= BOR enabled, SBOREN bit disabled  
10= BOR enabled during operation and disabled in Sleep, SBOREN bit disabled  
01= BOR controlled by SBOREN bit of the PCON register  
00= BOR and SBOREN bits disabled  
(2)  
bit 7  
bit 6  
bit 5  
bit 4  
bit 3  
bit 2-0  
CPD: Data Code Protection bit  
1= Data memory code protection is disabled  
0= Data memory code protection is enabled  
(3)  
CP: Code Protection bit  
1= Program memory code protection is disabled  
0= Program memory code protection is enabled  
(4)  
MCLRE: MCLR pin function select bit  
1= MCLR pin function is MCLR  
0= MCLR pin function is digital input, MCLR internally tied to VDD  
PWRTE: Power-up Timer Enable bit  
1= PWRT disabled  
0= PWRT enabled  
WDTE: Watchdog Timer Enable bit  
1= WDT enabled  
0= WDT disabled and can be enabled by SWDTEN bit of the WDTCON register  
FOSC<2:0>: Oscillator Selection bits  
111= EXTRC oscillator: External RC on RA5/OSC1/CLKIN, CLKOUT function on RA4/OSC2/CLKOUT pin  
110= EXTRCIO oscillator: External RC on RA5/OSC1/CLKIN, I/O function on RA4/OSC2/CLKOUT pin  
101= INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN  
100= INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN  
011= EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN  
010= HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN  
001= XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN  
000= LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN  
Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.  
2: The entire data EEPROM will be erased when the code protection is turned off.  
3: The entire program memory will be erased when the code protection is turned off.  
4: When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.  
DS41232D-page 130  
© 2007 Microchip Technology Inc.  
 复制成功!