欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC12F635-I/SN 参数 Datasheet PDF下载

PIC12F635-I/SN图片预览
型号: PIC12F635-I/SN
PDF下载: 下载PDF文件 查看货源
内容描述: 8月14日引脚,基于闪存的8位CMOS微控制器采用纳瓦技术 [8/14-Pin, Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 234 页 / 3856 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC12F635-I/SN的Datasheet PDF文件第101页浏览型号PIC12F635-I/SN的Datasheet PDF文件第102页浏览型号PIC12F635-I/SN的Datasheet PDF文件第103页浏览型号PIC12F635-I/SN的Datasheet PDF文件第104页浏览型号PIC12F635-I/SN的Datasheet PDF文件第106页浏览型号PIC12F635-I/SN的Datasheet PDF文件第107页浏览型号PIC12F635-I/SN的Datasheet PDF文件第108页浏览型号PIC12F635-I/SN的Datasheet PDF文件第109页  
PIC12F635/PIC16F636/639  
11.15 Configurable Output Enable Filter  
The purpose of this filter is to enable the LFDATA output  
and wake the microcontroller only after receiving a  
specific sequence of pulses on the LC input pins.  
Therefore, it prevents the AFE from waking up the  
microcontroller due to noise or unwanted input signals.  
The circuit compares the timing of the demodulated  
header waveform with a pre-defined value, and enables  
the demodulated LFDATA output when a match occurs.  
The output enable filter consists of a high (TOEH) and  
low duration (TOEL) of a pulse immediately after the  
AGC settling gap time. The selection of high and low  
times further implies a max period time. The output  
enable high and low times are determined by SPI  
interface programming. Figure 11-5 and Figure 11-6  
show the output enable filter waveforms.  
There should be no missing cycles during TOEH.  
Missing cycles may result in failing the output enable  
condition.  
FIGURE 11-5:  
OUTPUT ENABLE FILTER TIMING  
Required Output Enable Sequence  
Data Packet  
Start bit  
TSTAB  
(TAGC + TPAGC)  
Demodulator  
Output  
TGAP  
t TOEH  
t TOEL  
AGC  
Gap Pulse  
AFE Wake-up  
and AGC Stabilization  
LFDATA output is enabled  
on this rising edge  
t
TOET  
© 2007 Microchip Technology Inc.  
DS41232D-page 103  
 复制成功!