欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC12F683-I/SNG 参数 Datasheet PDF下载

PIC12F683-I/SNG图片预览
型号: PIC12F683-I/SNG
PDF下载: 下载PDF文件 查看货源
内容描述: [8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO8, 3.90 MM, PLASTIC, SOIC-8]
分类和应用: 闪存微控制器
文件页数/大小: 148 页 / 2282 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC12F683-I/SNG的Datasheet PDF文件第61页浏览型号PIC12F683-I/SNG的Datasheet PDF文件第62页浏览型号PIC12F683-I/SNG的Datasheet PDF文件第63页浏览型号PIC12F683-I/SNG的Datasheet PDF文件第64页浏览型号PIC12F683-I/SNG的Datasheet PDF文件第66页浏览型号PIC12F683-I/SNG的Datasheet PDF文件第67页浏览型号PIC12F683-I/SNG的Datasheet PDF文件第68页浏览型号PIC12F683-I/SNG的Datasheet PDF文件第69页  
PIC12F683  
9.4  
Effects of Reset  
A device Reset forces all registers to their Reset state.  
Thus, the A/D module is turned off and any pending  
conversion is aborted. The ADRESH:ADRESL  
registers are unchanged.  
TABLE 9-2:  
SUMMARY OF A/D REGISTERS  
Value on  
Value on:  
POR, BOD  
Addr Name  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
all other  
Resets  
05h  
GPIO  
GP5  
T0IE  
GP4  
GP3  
GP2  
T0IF  
GP1  
GP0  
--xx xxxx --uu uuuu  
0000 0000 0000 0000  
0Bh/ INTCON  
8Bh  
GIE  
PEIE  
INTE  
GPIE  
INTF  
GPIF  
0Ch PIR1  
EEIF  
ADIF  
CCP1IF  
CMIF  
OSFIF  
TMR2IF  
TMR1IF 000- 0000 000- 0000  
1Eh  
1Fh  
85h  
ADRESH Most Significant 8 bits of the left shifted A/D result or 2 bits of the right shifted result  
xxxx xxxx uuuu uuuu  
ADCON0 ADFM  
VCFG  
CHS1  
TRISIO5 TRISIO4 TRISIO3 TRISIO2 TRISIO1 TRISIO0 --11 1111 --11 1111  
CCPIE CMIE OSFIE TMR2IE TMR1IE 000- 0000 000- 0000  
CHS0  
GO/DONE ADON 00-- 0000 00-- 0000  
TRISIO  
8Ch PIE1  
EEIE  
ADIE  
9Eh  
9Fh  
ADRESL Least Significant 2 bits of the left shifted A/D result or 8 bits of the right shifted result  
ANSEL ADCS2 ADCS1 ADCS0 ANS3 ANS2 ANS1  
xxxx xxxx uuuu uuuu  
ANS0 -000 1111 -000 1111  
Legend:  
x= unknown, u= unchanged, — = unimplemented read as ‘0’. Shaded cells are not used for A/D module.  
2004 Microchip Technology Inc.  
Preliminary  
DS41211B-page 63  
 复制成功!