欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA88-20AU 参数 Datasheet PDF下载

ATMEGA88-20AU图片预览
型号: ATMEGA88-20AU
PDF下载: 下载PDF文件 查看货源
内容描述: [IC MCU 8BIT 8KB FLASH 32TQFP]
分类和应用: 时钟ATM异步传输模式PC微控制器外围集成电路闪存
文件页数/大小: 359 页 / 2546 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号ATMEGA88-20AU的Datasheet PDF文件第127页浏览型号ATMEGA88-20AU的Datasheet PDF文件第128页浏览型号ATMEGA88-20AU的Datasheet PDF文件第129页浏览型号ATMEGA88-20AU的Datasheet PDF文件第130页浏览型号ATMEGA88-20AU的Datasheet PDF文件第132页浏览型号ATMEGA88-20AU的Datasheet PDF文件第133页浏览型号ATMEGA88-20AU的Datasheet PDF文件第134页浏览型号ATMEGA88-20AU的Datasheet PDF文件第135页  
ATmega48/88/168  
When the ICR1 is used as TOP value (see description of the WGM13:0 bits located in the  
TCCR1A and the TCCR1B Register), the ICP1 is disconnected and consequently the Input Cap-  
ture function is disabled.  
• Bit 5 – Reserved Bit  
This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be  
written to zero when TCCR1B is written.  
• Bit 4:3 – WGM13:2: Waveform Generation Mode  
See TCCR1A Register description.  
• Bit 2:0 – CS12:0: Clock Select  
The three Clock Select bits select the clock source to be used by the Timer/Counter, see Figure  
13-10 and Figure 13-11.  
Table 13-5. Clock Select Bit Description  
CS12  
CS11  
CS10  
Description  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
No clock source (Timer/Counter stopped).  
clkI/O/1 (No prescaling)  
clkI/O/8 (From prescaler)  
clkI/O/64 (From prescaler)  
clkI/O/256 (From prescaler)  
clkI/O/1024 (From prescaler)  
External clock source on T1 pin. Clock on falling edge.  
External clock source on T1 pin. Clock on rising edge.  
If external pin modes are used for the Timer/Counter1, transitions on the T1 pin will clock the  
counter even if the pin is configured as an output. This feature allows software control of the  
counting.  
13.10.3 Timer/Counter1 Control Register C – TCCR1C  
Bit  
7
6
5
4
3
2
1
0
FOC1A  
FOC1B  
TCCR1C  
Read/Write  
Initial Value  
R/W  
0
R/W  
0
R
0
R
0
R
0
R
0
R
0
R
0
• Bit 7 – FOC1A: Force Output Compare for Channel A  
• Bit 6 – FOC1B: Force Output Compare for Channel B  
The FOC1A/FOC1B bits are only active when the WGM13:0 bits specifies a non-PWM mode.  
However, for ensuring compatibility with future devices, these bits must be set to zero when  
TCCR1A is written when operating in a PWM mode. When writing a logical one to the  
FOC1A/FOC1B bit, an immediate compare match is forced on the Waveform Generation unit.  
The OC1A/OC1B output is changed according to its COM1x1:0 bits setting. Note that the  
FOC1A/FOC1B bits are implemented as strobes. Therefore it is the value present in the  
COM1x1:0 bits that determine the effect of the forced compare.  
131  
2545E–AVR–02/05  
 
 复制成功!