欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA16M1-15MZ 参数 Datasheet PDF下载

ATMEGA16M1-15MZ图片预览
型号: ATMEGA16M1-15MZ
PDF下载: 下载PDF文件 查看货源
内容描述: [IC MCU 8BIT 16KB FLASH 32QFN]
分类和应用: 微控制器
文件页数/大小: 318 页 / 7595 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第156页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第157页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第158页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第159页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第161页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第162页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第163页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第164页  
16.10.3 CAN General Interrupt Register - CANGIT  
Bit  
7
6
5
4
3
SERG  
R/W  
0
2
CERG  
R/W  
0
1
FERG  
R/W  
0
0
AERG  
R/W  
0
CANIT  
BOFFIT OVRTIM BXOK  
CANGIT  
Read/Write  
Initial Value  
R
0
R/W  
0
R/W  
0
R/W  
0
• Bit 7 – CANIT: General Interrupt Flag  
This is a read only bit.  
0 - no interrupt.  
1 - CAN interrupt: image of all the CAN controller interrupts except for OVRTIM interrupt. This bit can be used for  
polling method.  
• Bit 6 – BOFFIT: Bus Off Interrupt Flag  
Writing a logical one resets this interrupt flag. BOFFIT flag is only set when the CAN enters in bus off mode (coming from  
error passive mode).  
0 - no interrupt.  
1 - bus off interrupt when the CAN enters in bus off mode.  
• Bit 5 – OVRTIM: Overrun CAN Timer  
Writing a logical one resets this interrupt flag. Entering in CAN timer overrun interrupt handler also reset this interrupt flag  
0 - no interrupt.  
1 - CAN timer overrun interrupt: set when the CAN timer switches from 0xFFFF to 0.  
• Bit 4 – BXOK: Frame Buffer Receive Interrupt  
Writing a logical one resets this interrupt flag. BXOK flag can be cleared only if all CONMOB fields of the MOb’s of the buffer  
have been re-written before.  
0 - no interrupt.  
1 - burst receive interrupt: set when the frame buffer receive is completed.  
• Bit 3 – SERG: Stuff Error General  
Writing a logical one resets this interrupt flag.  
0 - no interrupt.  
1 - stuff error interrupt: detection of more than 5 consecutive bits with the same polarity.  
• Bit 2 – CERG: CRC Error General  
Writing a logical one resets this interrupt flag.  
0 - no interrupt.  
1 - CRC error interrupt: the CRC check on destuffed message does not fit with the CRC field.  
• Bit 1 – FERG: Form Error General  
Writing a logical one resets this interrupt flag.  
0 - no interrupt.  
1 - form error interrupt: one or more violations of the fixed form in the CRC delimiter, acknowledgment delimiter or  
EOF.  
• Bit 0 – AERG: Acknowledgment Error General  
Writing a logical one resets this interrupt flag.  
0 - no interrupt.  
1 - acknowledgment error interrupt: no detection of the dominant bit in acknowledge slot.  
160  
ATmega16/32/64/M1/C1 [DATASHEET]  
7647O–AVR–01/15  
 
 复制成功!