欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADC0809CCV 参数 Datasheet PDF下载

ADC0809CCV图片预览
型号: ADC0809CCV
PDF下载: 下载PDF文件 查看货源
内容描述: レP兼容的8位A / D转换器, 8通道多路复用器 [レP Compatible 8-Bit A/D Converter with 8-Channel Multiplexer]
分类和应用: 转换器复用器
文件页数/大小: 12 页 / 172 K
品牌: MICRO-LINEAR [ MICRO LINEAR CORPORATION ]
 浏览型号ADC0809CCV的Datasheet PDF文件第1页浏览型号ADC0809CCV的Datasheet PDF文件第3页浏览型号ADC0809CCV的Datasheet PDF文件第4页浏览型号ADC0809CCV的Datasheet PDF文件第5页浏览型号ADC0809CCV的Datasheet PDF文件第6页浏览型号ADC0809CCV的Datasheet PDF文件第7页浏览型号ADC0809CCV的Datasheet PDF文件第8页浏览型号ADC0809CCV的Datasheet PDF文件第9页  
ML2258
PIN CONFIGURATION
ML2258
28-Pin DIP (P28)
IN6
IN3
IN4
IN5
IN6
IN7
START
EOC
DB3
OE
CLK
V
CC
+V
REF
GND
DB1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
ML2258
28-Pin PCC (Q28)
IN5
IN4
IN3
IN2
IN1
27
IN2
IN1
IN0
ADDR0
ADDR1
ADDR2
ALE
DB7
DB6
DB5
DB4
DB0
–V
REF
DB2
4
IN7
START
EOC
DB3
OE
CLK
V
CC
5
6
7
8
9
10
11
12
3
2
1
28
26
25
24
23
22
21
20
19
18
IN0
ADDR0
ADDR1
ADDR2
ALE
DB7
DB6
DB5
13
14
15
16
17
+V
REF
–V
REF
DB0
GND
DB1
TOP VIEW
TOP VIEW
PIN DESCRIPTION
PIN# NAME
FUNCTION
PIN# NAME
FUNCTION
1
2
3
4
5
6
7
IN3
IN4
IN5
IN6
IN7
START
EOC
Analog input 3.
Analog input 4.
Analog input 5.
Analog input 6.
Analog input 7.
Start of conversion. Active high digital
input pulse initiates conversion.
End of conversion. This output goes
low after a START pulse occurs, stays
low for the entire A/D conversion, and
goes high after conversion is
completed. Data on DB0–DB7 is valid
on rising edge of EOC and stays valid
until next EOC rising edge.
Data output 3.
Output enable input. When OE = 0,
DB0–DB7 are in high impedance
state; OE = 1, DB0–DB7 are active
outputs.
Clock. Clock input provides timing for
A/D converter, S/H, and digital
interface.
Positive supply. 5V ± 10%.
Positive reference voltage.
13
GND
Ground. 0V, all analog and digital
inputs or outputs are reference to this
point.
Data output 1.
Data output 2.
Negative reference voltage.
Data output 0.
Data output 4.
Data output 5.
Data output 6.
Data output 7.
Address latch enable. Input to latch in
the digital address (ADDR2–0) on the
rising edge of the multiplexer.
Address input 0 to multiplexer. Digital
input for selecting analog input.
Address input 1 to multiplexer. Digital
input for selecting analog input.
Address input 2 to multiplexer. Digital
input for selecting analog input.
Analog input 0.
Analog input 1.
Analog input 2.
14
15
16
17
18
19
20
21
22
DB1
DB2
–V
REF
DB0
DB4
DB5
DB6
DB7
ALE
8
9
DB3
OE
23
24
25
26
27
28
ADDR0
ADDR1
ADDR2
IN0
IN1
IN2
10 CLK
11 V
CC
12 +V
REF
2
DB2
DB4