欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX25L4006EPI-12G 参数 Datasheet PDF下载

MX25L4006EPI-12G图片预览
型号: MX25L4006EPI-12G
PDF下载: 下载PDF文件 查看货源
内容描述: 串行外设接口兼容--mode 0和模式3 [Serial Peripheral Interface compatible --Mode 0 and Mode 3]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 52 页 / 1532 K
品牌: Macronix [ MACRONIX INTERNATIONAL ]
 浏览型号MX25L4006EPI-12G的Datasheet PDF文件第12页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第13页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第14页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第15页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第17页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第18页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第19页浏览型号MX25L4006EPI-12G的Datasheet PDF文件第20页  
MX25L4006E  
The sequence is shown as Figure 18.  
The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in  
Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the  
tSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the  
page is protected by BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the page.  
(9) Block Erase (BE)  
The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". A Write Enable (WREN) in-  
struction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address  
of the block (see table 1) is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the  
byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not  
executed.  
The sequence is shown as Figure 19.  
The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in  
Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the  
tBE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the  
page is protected by BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the page.  
(10) Chip Erase (CE)  
The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruc-  
tion must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). Any address of the  
sector (see table 1) is a valid address for Chip Erase (CE) instruction. The CS# must go high exactly at the byte  
boundary( the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not ex-  
ecuted.  
The sequence is shown as Figure 20.  
The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in  
Progress (WIP) bit still can be check out during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE  
timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip  
is protected by BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed  
when BP2, BP1, BP0 all set to "0".  
(11) Page Program (PP)  
The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction  
must execute to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device pro-  
grams only the last 256 data bytes sent to the device. If the entire 256 data bytes are going to be programmed, A7-  
A0 (The eight least significant address bits) should be set to 0. If the eight least significant address bits (A7-A0) are  
not all 0, all transmitted data going beyond the end of the current page are programmed from the start address of  
the same page (from the address A7-A0 are all 0). If more than 256 bytes are sent to the device, the data of the  
last 256-byte is programmed at the request page and previous data will be disregarded. If less than 256 bytes are  
sent to the device, the data is programmed at the requested address of the page without effect on other address of  
the same page.  
P/N: PM1576  
REV. 1.3, FEB. 10, 2012  
16