71M6543F/H and 71M6543G/GH Data Sheet
Table 61: TMUX2[4:0] Selections
TMUX2[4:0]
Signal Name
Description
0
WD_OVF
Indicates when the watchdog timer has expired (overflowed).
One second pulse with 25% Duty Cycle. This signal can be used
to measure the deviation of the RTC from an ideal 1 second
interval. Multiple cycles should be averaged together to filter out
jitter.
1
2
PULSE_1S
Four second pulse with 25% Duty Cycle. This signal can be used
to measure the deviation of the RTC from an ideal 4 second
interval. Multiple cycles should be averaged together to filter out
jitter. The 4 second pulse provides a more precise measurement
than the 1 second pulse.
PULSE_4S
RTCLK
3
8
32.768 kHz clock waveform
SPARE[1] bit – I/O RAM
0x2704[1]
Copies the value of the bit stored in 0x2704[1]. For general
purpose use.
SPARE[2] bit – I/O RAM
0x2704[2]
Copies the value of the bit stored in 0x2704[2]. For general
purpose use.
9
A
B
WAKE
Indicates when a WAKE event has occurred.
Internal multiplexer frame SYNC signal. See Figure 4 and Figure
5.
MUX_SYNC
C
MCK
See 2.5.3 on page 50.
E
GNDD
Digital GND. Use this signal to make the TMUX2OUT pin static.
12
13
14
15
16
17
18
1F
INT0 – DIG I/O
INT1 – DIG I/O
INT2 – CE_PULSE
INT3 – CE_BUSY
INT4 - VSTAT
INT5 – EEPROM/SPI
INT6 – XFER, RTC
RTM_CK (flash)
Interrupt 0. See 2.4.9 on page 40. Also see Figure 12 on page 46.
See 2.3.5 on page 26.
Note:
All TMUX2[4:0] values which are not shown are reserved.
74
© 2008–2011 Teridian Semiconductor Corporation
v1.2