欢迎访问ic37.com |
会员登录 免费注册
发布采购

71M6543H 参数 Datasheet PDF下载

71M6543H图片预览
型号: 71M6543H
PDF下载: 下载PDF文件 查看货源
内容描述: 可选增益1或8的一个电流电能表计量芯片的补偿 [Selectable Gain of 1 or 8 for One Current Energy Meter ICs Metrology Compensation]
分类和应用:
文件页数/大小: 157 页 / 2164 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号71M6543H的Datasheet PDF文件第58页浏览型号71M6543H的Datasheet PDF文件第59页浏览型号71M6543H的Datasheet PDF文件第60页浏览型号71M6543H的Datasheet PDF文件第61页浏览型号71M6543H的Datasheet PDF文件第63页浏览型号71M6543H的Datasheet PDF文件第64页浏览型号71M6543H的Datasheet PDF文件第65页浏览型号71M6543H的Datasheet PDF文件第66页  
71M6543F/H and 71M6543G/GH Data Sheet  
LCD_SEGDIO51[5:0] to LCD_SEGDIO55[5:0]  
(I/O RAM 0x2443[5:0] to 0x2447[5:0])  
51  
52 53 54 55  
DIO Data Register  
LCD_SEGDIO51[0] to LCD_SEGDIO55[0]  
(I/O RAM 0x2443[0] to 0x2447[0])  
51  
52 53 54 55  
Direction Register:  
0 = input, 1 = output  
LCD_SEGDIO51[1] to LCD_SEGDIO55[1]  
(I/O RAM 0x2443[1] to 0x2447[1])  
2.5.10.3 LCD Drivers  
The LCD drivers are grouped into up to six commons (COM0 – COM5) and up to 56 segment drivers.  
The LCD interface is flexible and can drive 7-segment digits, 14-segment digits or enunciator symbols.  
A voltage doubler and a contrast DAC generate VLCD from either VBAT or V3P3SYS, depending on the  
V3P3SYS voltage. The voltage doubler, while capable of driving into a 500 kΩ load, is able to generate a  
maximum LCD voltage that is within 1 V of twice the supply voltage. The doubler and DAC operate from  
a trimmed low-power reference.  
The configuration of the VLCD generation is controlled by the I/O RAM field LCD_VMODE[1:0] (I/O RAM  
0x2401[7:6]). It is decoded into LCD_EXT, LDAC_E, and LCD_BSTE. Table 52 details the  
LCD_VMODE[1:0] configurations.  
62  
© 2008–2011 Teridian Semiconductor Corporation  
v1.2