71M6543F/H and 71M6543G/GH Data Sheet
The 80515 writes into external data memory when the MPU executes a MOVX @Ri,A or MOVX
@DPTR,A instruction. The MPU reads external data memory by executing a MOVX A,@Ri or MOVX
A,@DPTR instruction (PDATA, SFR 0xBF, provides the upper 8 bytes for the MOVX A,@Ri instruction).
Internal and External Memory Map
Table 9 shows the address, type, use and size of the various memory components.
Table 9: Memory Map
Address
(hex)
Memory
Technology
Memory
Type
Memory Size
(bytes)
Name
Typical Usage
MPU Program and
non-volatile data
CE program
(on 1 KB boundary)
Shared by CE and
MPU
64 KB
3 KB max.
5 KB
0000-FFFF
Flash Memory Non-volatile Program memory
External RAM
0000-13FF
2000-27FF
Static RAM
Volatile
(XRAM)
Configuration
RAM (I/O RAM)
Static RAM
Volatile
Hardware control
2 KB
Non-volatile
(battery)
Configuration
RAM (I/O RAM)
Internal RAM
Battery-buffered
memory
Part of 80515 Core
2800-287F
0000-00FF
Static RAM
Static RAM
128
256
Volatile
MOVX Addressing
There are two types of instructions differing in whether they provide an 8-bit or 16-bit indirect address to
the external data RAM.
In the first type, MOVX A,@Ri, the contents of R0 or R1 in the current register bank provide the eight
lower-ordered bits of address. The eight high-ordered bits of the address are specified with the PDATA
SFR. This method allows the user paged access (256 pages of 256 bytes each) to all ranges of the
external data RAM.
In the second type of MOVX instruction, MOVX A,@DPTR, the data pointer generates a 16-bit address.
This form is faster and more efficient when accessing very large data arrays (up to 64 KB), since no
additional instructions are needed to set up the eight high ordered bits of the address.
It is possible to mix the two MOVX types. This provides the user with four separate data pointers, two with
direct access and two with paged access, to the entire 64 KB of external memory range.
Dual Data Pointer
The Dual Data Pointer accelerates the block moves of data. The standard DPTR is a 16-bit register that is
used to address external memory or peripherals. In the 80515 core, the standard data pointer is called
DPTR, the second data pointer is called DPTR1. The data pointer select bit, located in the LSB of the DPS
register (DPS[0], SFR 0x92), chooses the active pointer. DPTR is selected when DPS[0] = 0 and DPTR1 is
selected when DPS[0] = 1.
The user switches between pointers by toggling the LSB of the DPS register. The values in the data pointers
are not affected by the LSB of the DPS register. All DPTR related instructions use the currently selected
DPTR for any activity.
The second data pointer may not be supported by certain compilers.
DPTR1 is useful for copy routines, where it can make the inner loop of the routine two instructions faster
compared to the reloading of DPTR from registers. Any interrupt routine using DPTR1 must save and
restore DPS, DPTR and DPTR1, which increases stack usage and slows down interrupt latency.
By selecting the Evatronics R80515 core in the Keil compiler project settings and by using the compiler
directive “MODC2”, dual data pointers are enabled in certain library routines.
v1.2
© 2008–2011 Teridian Semiconductor Corporation
31
MAXIM [ MAXIM INTEGRATED PRODUCTS ]
