71M6543F/H and 71M6543G/GH Data Sheet
Table 70 lists bits and registers that may have to be accessed on a frequent basis. Reserved bits have lighter gray background, and non-volatile
bits have a darker gray background.
Table 70: I/O RAM Map – Functional Order
Name
Addr
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
CE and ADC
MUX_DIV[3:0]
MUX10_SEL[3:0]
MUX5
MUX4
MUX3
MUX2
MUX1
MUX0
CE6
CE5
CE4
CE3
CE2
2100
MUX9_SEL[3:0]
MUX7_SEL[3:0]
MUX5_SEL[3:0]
MUX3_SEL[3:0]
MUX1_SEL[3:0]
MUX8_SEL[3:0]
MUX6_SEL[3:0]
MUX4_SEL[3:0]
MUX2_SEL[3:0]
MUX0_SEL[3:0]
RTM_E
2101
2102
2103
2104
2105
2106
2107
2108
2109
210A
210B
210C
210D
210E
210F
2110
2111
EQU[2:0]
U
CHOP_E[1:0]
CE_E
U
SUM_SAMPS[12:8]
SUM_SAMPS[7:0]
U
CE_LCTN[6:0] (71M6543G/GH), CE_LCTN[5:0] (71M6543F/H)
PLS_MAXWIDTH[7:0]
PLS_INTERVAL[7:0]
DIFF0_E
U
CE1
CE0
DIFF6_E
U
DIFF4_E
U
DIFF2_E
U
RFLY_DIS
U
RTM0[7:0]
RTM1[7:0]
RTM2[7:0]
RTM3[7:0]
FIR_LEN[1:0]
U
PLS_INV
RTM0[9:8]
RTM0
RTM0
RTM1
RTM2
RTM3
CLOCK GENERATION
CKGN 2200
VREF TRIM FUSES
U
U
R
ADC_DIV
PLL_FAST
TRIMT[7:0]
LCD_ALLCOM
RESET
MPU_DIV[2:0]
TRIMT
LCD/DIO
LCD0
LCD1
LCD2
2309
LCD_E
LCD_VMODE[1:0]
LCD_MODE[2:0]
LCD_Y
LCD_CLK[1:0]
2400
2401
2402
LCD_BLNKMAP23[5:0]
LCD_BLNKMAP22[5:0]
LCD_BAT
LCD_MAP[55:48]
LCD_MAP6 2405
LCD_MAP5 2406
LCD_MAP4 2407
LCD_MAP3 2408
LCD_MAP[47:40]
LCD_MAP[39:32]
LCD_MAP[31:24]
100
© 2008–2011 Teridian Semiconductor Corporation
v1.2
MAXIM [ MAXIM INTEGRATED PRODUCTS ]
