欢迎访问ic37.com |
会员登录 免费注册
发布采购

MV78100-A0-BHO1C100 参数 Datasheet PDF下载

MV78100-A0-BHO1C100图片预览
型号: MV78100-A0-BHO1C100
PDF下载: 下载PDF文件 查看货源
内容描述: 发现™系列的创新CPU系列硬件规格 [Discovery™ Innovation Series CPU Family Hardware Specifications]
分类和应用:
文件页数/大小: 124 页 / 1524 K
品牌: MARVELL [ MARVELL TECHNOLOGY GROUP LTD. ]
 浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第14页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第15页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第16页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第17页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第19页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第20页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第21页浏览型号MV78100-A0-BHO1C100的Datasheet PDF文件第22页  
MV78100  
Hardware Specifications  
2.2  
Pin Descriptions  
This section details all the pins for the different interfaces providing a functional description of each  
pin and pin attributes.  
Table 1 lists the conventions used to identify I/O or O type pins.  
Table 1: Pin Functions and Assignments Table Key  
Term  
<n>  
Definition  
Represents port number  
Analog Driver/Receiver or Power Supply  
Calibration pad type  
Common Mode Logic  
Complementary Metal-Oxide-Semiconductor  
Double Data Rate  
Analog  
Calib  
CML  
CMOS  
DDR  
GND  
HCSL  
I
Ground Supply  
High-speed Current Steering Logic  
Input  
I/O  
Input/Output  
O
Output  
o/d  
Open Drain pin  
The pin allows multiple drivers simultaneously (wire-OR connection).  
A pull-up is required to sustain the inactive value.  
Power  
SDR  
SSTL  
t/s  
VDD Power Supply  
Single Data Rate  
Stub Series Terminated Logic for 1.8V  
Tri-State pin  
TS  
Tri-State Value  
XXXn  
n - Suffix represents an Active Low Signal  
Table 2: Interface Pin Prefixes  
Interface  
DDR SDRAM  
PCI Express  
Gigabit Ethernet  
USB 2.0  
Prefix  
M_  
PEX_  
GE_  
USB_  
TWSI_  
SPI_  
TWSI  
SPI  
MV-S104552-U0 Rev. D  
Page 18  
Copyright © 2008 Marvell  
Document Classification: Proprietary Information  
December 6, 2008, Preliminary