欢迎访问ic37.com |
会员登录 免费注册
发布采购

LFEC33E-3FN672C 参数 Datasheet PDF下载

LFEC33E-3FN672C图片预览
型号: LFEC33E-3FN672C
PDF下载: 下载PDF文件 查看货源
内容描述: 的LatticeECP / EC系列数据手册 [LatticeECP/EC Family Data Sheet]
分类和应用:
文件页数/大小: 163 页 / 1036 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号LFEC33E-3FN672C的Datasheet PDF文件第1页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第2页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第4页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第5页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第6页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第7页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第8页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第9页  
Introduction  
LatticeECP/EC Family Data Sheet  
Lattice Semiconductor  
Introduction  
The LatticeECP/EC family of FPGA devices is optimized to deliver mainstream FPGA features at low cost. For  
maximum performance and value, the LatticeECP™ (EConomy Plus) FPGA concept combines an efficient FPGA  
fabric with high-speed dedicated functions. Lattice’s first family to implement this approach is the LatticeECP-  
DSP™ (EConomy Plus DSP) family, providing dedicated high-performance DSP blocks on-chip. The LatticeEC™  
(EConomy) family supports all the general purpose features of LatticeECP devices without dedicated function  
blocks to achieve lower cost solutions.  
The LatticeECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical  
FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os.  
Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prev-  
alent in cost-sensitive applications.  
The ispLEVER® design tool suite from Lattice allows large complex designs to be efficiently implemented using the  
LatticeECP/EC FPGA family. Synthesis library support for LatticeECP/EC is available for popular logic synthesis  
tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to  
place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the routing  
and back-annotates it into the design for timing verification.  
Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP/EC  
family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their  
design, increasing their productivity.  
1-2