欢迎访问ic37.com |
会员登录 免费注册
发布采购

LFEC33E-3FN672C 参数 Datasheet PDF下载

LFEC33E-3FN672C图片预览
型号: LFEC33E-3FN672C
PDF下载: 下载PDF文件 查看货源
内容描述: 的LatticeECP / EC系列数据手册 [LatticeECP/EC Family Data Sheet]
分类和应用:
文件页数/大小: 163 页 / 1036 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号LFEC33E-3FN672C的Datasheet PDF文件第1页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第3页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第4页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第5页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第6页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第7页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第8页浏览型号LFEC33E-3FN672C的Datasheet PDF文件第9页  
LatticeECP/EC Family Data Sheet  
Introduction  
May 2005  
Data Sheet  
LVCMOS 3.3/2.5/1.8/1.5/1.2  
LVTTL  
SSTL 3/2 Class I, II, SSTL18 Class I  
HSTL 18 Class I, II, III, HSTL15 Class I, III  
PCI  
Features  
Extensive Density and Package Options  
• 1.5K to 32.8K LUT4s  
• 65 to 496 I/Os  
• Density migration supported  
LVDS, Bus-LVDS, LVPECL, RSDS  
Dedicated DDR Memory Support  
• Implements interface up to DDR400 (200MHz)  
sysDSP™ Block (LatticeECP™ Versions)  
• High performance multiply and accumulate  
• 4 to 8 blocks  
sysCLOCK™ PLLs  
4 to 8 36x36 multipliers or  
– 16 to 32 18x18 multipliers or  
32 to 64 9x9 multipliers  
• Up to four analog PLLs per device  
• Clock multiply, divide and phase shifting  
System Level Support  
Embedded and Distributed Memory  
• 18 Kbits to 498 Kbits sysMEM™ Embedded  
Block RAM (EBR)  
• IEEE Standard 1149.1 Boundary Scan, plus  
ispTRACY™ internal logic analyzer capability  
• SPI boot flash interface  
• Up to 131 Kbits distributed RAM  
• Flexible memory resources:  
• 1.2V power supply  
Low Cost FPGA  
Distributed and block memory  
• Features optimized for mainstream applications  
• Low cost TQFP and PQFP packaging  
Flexible I/O Buffer  
• Programmable sysI/O™ buffer supports wide  
range of interfaces:  
Table 1-1. LatticeECP/EC Family Selection Guide  
LFEC6/  
LFEC10/  
LFECP10  
LFEC15/  
LFECP15  
LFEC20/  
LFECP20  
LFEC33/  
LFECP33  
Device  
PFU/PFF Rows  
LFEC1  
12  
16  
192  
1.5  
6
LFEC3  
16  
LFECP6  
24  
32  
768  
6.1  
25  
92  
10  
4
32  
40  
40  
48  
44  
56  
64  
64  
PFU/PFF Columns  
PFUs/PFFs  
24  
384  
3.1  
12  
1280  
10.2  
41  
1920  
15.4  
61  
2464  
19.7  
79  
4096  
32.8  
131  
498  
54  
LUTs (K)  
Distributed RAM (Kbits)  
EBR SRAM (Kbits)  
EBR SRAM Blocks  
sysDSP Blocks1  
18x18 Multipliers1  
18  
2
55  
276  
30  
350  
38  
424  
46  
6
5
6
7
8
16  
1.2  
2
20  
24  
28  
32  
V
Voltage (V)  
1.2  
2
1.2  
2
1.2  
4
1.2  
4
1.2  
4
1.2  
4
CC  
Number of PLLs  
Packages and I/O Combinations:  
100-pin TQFP (14 x 14 mm)  
144-pin TQFP (20 x 20 mm)  
208-pin PQFP (28 x 28 mm)  
256-ball fpBGA (17 x 17 mm)  
484-ball fpBGA (23 x 23 mm)  
672-ball fpBGA (27 x 27 mm)  
1. LatticeECP devices only.  
67  
97  
67  
97  
97  
112  
145  
160  
147  
195  
224  
147  
195  
288  
195  
352  
360  
400  
360  
496  
© 2005 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand  
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  
www.latticesemi.com  
1-1  
Introduction_01.3