欢迎访问ic37.com |
会员登录 免费注册
发布采购

ISPLSI2064E-100LT100 参数 Datasheet PDF下载

ISPLSI2064E-100LT100图片预览
型号: ISPLSI2064E-100LT100
PDF下载: 下载PDF文件 查看货源
内容描述: 在系统可编程SuperFAST⑩高密度PLD [In-System Programmable SuperFAST⑩ High Density PLD]
分类和应用:
文件页数/大小: 11 页 / 144 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号ISPLSI2064E-100LT100的Datasheet PDF文件第3页浏览型号ISPLSI2064E-100LT100的Datasheet PDF文件第4页浏览型号ISPLSI2064E-100LT100的Datasheet PDF文件第5页浏览型号ISPLSI2064E-100LT100的Datasheet PDF文件第6页浏览型号ISPLSI2064E-100LT100的Datasheet PDF文件第7页浏览型号ISPLSI2064E-100LT100的Datasheet PDF文件第8页浏览型号ISPLSI2064E-100LT100的Datasheet PDF文件第10页浏览型号ISPLSI2064E-100LT100的Datasheet PDF文件第11页  
Specifications
ispLSI 2064E
Pin Description
NAME
I/O 0 - I/O 3
I/O 4 - I/O 7
I/O 8 - I/O 11
I/O 12 - I/O 15
I/O 16 - I/O 19
I/O 20 - I/O 23
I/O 24 - I/O 27
I/O 28 - I/O 31
I/O 32 - I/O 35
I/O 36 - I/O 39
I/O 40 - I/O 43
I/O 44 - I/O 47
I/O 48 - I/O 51
I/O 52 - I/O 55
I/O 56 - I/O 59
I/O 60 - I/O 63
GOE 0, GOE 1
Y0, Y1, Y2
RESET
BSCAN
TQFP PIN NUMBERS
17,
21,
29,
33,
40,
44,
48,
56,
67,
71,
79,
83,
90,
94,
98,
6,
66,
11,
15
14
18,
22,
30,
34,
41,
45,
53,
57,
68,
72,
80,
84,
91,
95,
3,
7,
87
65,
62
19,
23,
31,
35,
42,
46,
54,
58,
69,
73,
81,
85,
92,
96,
4,
8,
20,
28,
32,
36,
43,
47,
55,
59,
70,
78,
82,
86,
93,
97,
5,
9
DESCRIPTION
Input/Output Pins - These are the general purpose I/O pins used by the
logic array.
Global Output Enable input pins.
Dedicated Clock input. This clock input is connected to one of the
clock inputs of all of the GLBs on the device.
Active Low (0) Reset pin which resets all of the registers in the device.
Input - Dedicated in-system programming enable input pin. This pin is
brought low to enable the programming mode. The TMS, TDI, TDO
and TCK options become active.
Input - This pin performs two functions. When
BSCAN
is logic low, it
functions as an input pin to load programming data into the device.
TDI/IN0 also is used as one of the two control pins for the JTAG state
machine. When
BSCAN
is high, it functions as a dedicated input pin.
Input - This pin performs two functions. When
BSCAN
is logic low, it
functions as a pin to control the operation of the JTAG state machine.
When
BSCAN
is high, it functions as a dedicated input pin.
Output/Input - This pin performs two functions. When
BSCAN
is logic
low, it functions as an output pin to read serial shift register data.
When
BSCAN
is high, it functions as a dedicated input pin.
Input - This pin performs two functions. When
BSCAN
is logic low, it
functions as a clock pin for the Serial Shift Register. When
BSCAN
is
high, it functions as a dedicated input pin.
TDI/IN 0
2
16
TMS/IN 1
2
TDO/IN 2
2
37
39
TCK/IN 3
2
60
GND
VCC
VCCIO
NC
1
2,
51,
12,
1,
10,
50,
89,
13,
63,
64
24,
26,
61,
99,
25,
74,
38,
88
Ground (GND)
V
CC
52,
27,
76,
100
75
49,
77,
Supply voltage for output drivers, 5V or 3.3V. All VCCIO pins must
be connected to the same voltage level.
No Connect.
1. NC pins are not to be connected to any active signals, VCC or GND.
2. Pins have dual function capability.
Table 2-0002-2064E.eps
9