Specifications GAL16VP8
Registered Mode
In the Registered mode, macrocells are configured as dedicated Registered outputs have eight product terms per output. I/Os have
registered outputs or as I/O functions. seven product terms per output.
All registered macrocells share common clock and output enable The JEDEC fuse numbers, including the User Electronic Signa-
control pins. Any macrocell can be configured as registered or I/ ture (UES) fuses and the Product Term Disable (PTD) fuses, are
O. Up to eight registers or up to eight I/Os are possible in this mode. shown on the logic diagram on the following page.
Dedicated input or output functions can be implemented as sub-
sets of the I/O function.
CLK
Registered Configuration for Registered Mode
- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this output configuration.
- AC2=1 defines totem pole output.
- AC2=0 defines open-drain output.
D
Q
Q
XOR
- Pin 1 controls common CLK for the registered outputs.
- Pin 10 controls common OE for the registered outputs.
- Pin 1 & Pin 10 are permanently configured as CLK & OE
for registered output configuration.
OE
Combinatorial Configuration for Registered Mode
- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1 defines this output configuration.
- AC2=1 defines totem pole output.
- AC2=0 defines open-drain output.
XOR
- Pin 1 & Pin 10 are permanently configured as CLK & OE
for registered output configuration.
Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.
4
LATTICE [ LATTICE SEMICONDUCTOR ]
