欢迎访问ic37.com |
会员登录 免费注册
发布采购

ECP2M35 参数 Datasheet PDF下载

ECP2M35图片预览
型号: ECP2M35
PDF下载: 下载PDF文件 查看货源
内容描述: LatticeECP2 / M系列数据表 [LatticeECP2/M Family Data Sheet]
分类和应用:
文件页数/大小: 386 页 / 2475 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号ECP2M35的Datasheet PDF文件第1页浏览型号ECP2M35的Datasheet PDF文件第2页浏览型号ECP2M35的Datasheet PDF文件第3页浏览型号ECP2M35的Datasheet PDF文件第4页浏览型号ECP2M35的Datasheet PDF文件第6页浏览型号ECP2M35的Datasheet PDF文件第7页浏览型号ECP2M35的Datasheet PDF文件第8页浏览型号ECP2M35的Datasheet PDF文件第9页  
Architecture  
LatticeECP2/M Family Data Sheet  
Lattice Semiconductor  
Figure 2-1. Simplified Block Diagram, ECP2-6 Device (Top Level)  
Flexible sysIO Buffers:  
LVCMOS, HSTL, SSTL,  
LVDS, and other standards  
Programmable  
Function Units  
(PFUs)  
Pre-engineered source  
synchronous support  
• DDR1/2  
• SPI4.2  
• ADC/DAC devices  
sysDSP Blocks  
Multiply and  
Accumulate Support  
Flexible routing optimized  
for speed, cost and routability  
sysMEM Block RAM  
18kbit Dual Port  
Configuration logic, including  
dual boot and encryption.  
On-chip oscillator and  
soft-error detection.  
sysCLOCK PLLs and DLLs  
Frequency Synthesis and  
Clock Alignment  
Configuration port  
Figure 2-2. Simplified Block Diagram, ECP2M20 Device (Top Level)  
SERDES  
Flexible sysIO  
Buffers:  
LVCMOS, HSTL  
Channel Channel  
Channel Channel  
1
0
3
2
SSTL, LVDS  
Programmable  
Function Units  
(PFUs)  
Pre-Engineered  
Source Synchronous  
Support  
• DDR1/2  
• SPI4.2  
DSP Blocks  
• ADC/DAC devices  
Multiply & Accumulate  
Support  
sysCLOCK SPLLs  
Configuration  
Logic, Including  
dual boot and encryption,  
and soft-error detection  
Flexible Routing  
optimized for speed,  
cost & routability  
sysCLOCK GPLLs  
& GDLLs  
sysMEM Block  
RAM 18kbit Dual Port  
Frequency Synthesis  
& Clock Alignment  
Configuration Port  
On-Chip  
Oscillator  
2-2