欢迎访问ic37.com |
会员登录 免费注册
发布采购

1048EA 参数 Datasheet PDF下载

1048EA图片预览
型号: 1048EA
PDF下载: 下载PDF文件 查看货源
内容描述: 在系统可编程高密度PLD [In-System Programmable High Density PLD]
分类和应用:
文件页数/大小: 14 页 / 183 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号1048EA的Datasheet PDF文件第3页浏览型号1048EA的Datasheet PDF文件第4页浏览型号1048EA的Datasheet PDF文件第5页浏览型号1048EA的Datasheet PDF文件第6页浏览型号1048EA的Datasheet PDF文件第8页浏览型号1048EA的Datasheet PDF文件第9页浏览型号1048EA的Datasheet PDF文件第10页浏览型号1048EA的Datasheet PDF文件第11页  
Specifications
ispLSI 1048EA
Internal Timing Parameters
1
PARAMETER
Inputs
#
2
-170
DESCRIPTION
-125
-100
MIN. MAX. MIN. MAX. MIN. MAX.
3.0
0.0
0.3
2.0
1.7
0.3
4.0
4.6
4.6
1.8
1.4
1.6
1.8
2.2
3.8
2.1
2.0
2.3
2.2
2.2
1.0
1.4
4.7
2.7
3.6
2.7
0.1
1.0
0.1
3.0
0.0
0.3
3.5
2.8
0.3
4.0
4.6
4.6
1.9
1.7
1.9
2.1
2.5
4.1
3.4
3.1
3.6
3.6
3.6
1.2
1.4
4.9
3.8
5.2
3.9
0.6
1.3
0.2
3.4
0.0
0.3
4.8
3.5
0.4
4.0
5.0
5.0
2.2
2.1
2.3
2.5
2.9
4.5
4.9
4.9
4.3
4.3
4.3
2.1
1.7
5.0
4.5
7.2
4.7
1.4
1.4
0.4
UNITS
t
iobp
t
iolat
t
iosu
t
ioh
t
ioco
t
ior
t
din
GRP
22 I/O Register Bypass
23 I/O Latch Delay
24 I/O Register Setup Time before Clock
25 I/O Register Hold Time after Clock
26 I/O Register Clock to Out Delay
27 I/O Register Reset to Out Delay
28 Dedicated Input Delay
29 GRP Delay, 1 GLB Load
30 GRP Delay, 4 GLB Loads
31 GRP Delay, 8 GLB Loads
32 GRP Delay, 16 GLB Loads
33 GRP Delay, 48 GLB Loads
34 4 Product Term Bypass Path Delay (Combinatorial)
35 4 Product Term Bypass Path Delay (Registered)
36 1 Product Term/XOR Path Delay
37 20 Product Term/XOR Path Delay
38 XOR Adjacent Path Delay
3
39 GLB Register Bypass Delay
40 GLB Register Setup Time before Clock
41 GLB Register Hold Time after Clock
42 GLB Register Clock to Output Delay
43 GLB Register Reset to Output Delay
44 GLB Product Term Reset to Register Delay
45 GLB Product Term Output Enable to I/O Cell Delay
46 GLB Product Term Clock Delay
47 GLB Feedback Delay
48 ORP Delay
49 ORP Bypass Delay
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
grp1
t
grp4
t
grp8
t
grp16
t
grp48
GLB
t
4ptbpc
t
4ptbpr
t
1ptxor
t
20ptxor
t
xoradj
t
gbp
t
gsu
t
gh
t
gco
t
gro
t
ptre
t
ptoe
t
ptck
t
gfb
ORP
t
orp
t
orpbp
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR adjacent path can only be used by hard macros.
Table 2-0036A/1048EA
v.2.0
7