欢迎访问ic37.com |
会员登录 免费注册
发布采购

IS42S32200-7T 参数 Datasheet PDF下载

IS42S32200-7T图片预览
型号: IS42S32200-7T
PDF下载: 下载PDF文件 查看货源
内容描述: 512K位×32位×4 ,银行(64 - MBIT )同步动态RAM [512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM]
分类和应用:
文件页数/大小: 55 页 / 977 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IS42S32200-7T的Datasheet PDF文件第23页浏览型号IS42S32200-7T的Datasheet PDF文件第24页浏览型号IS42S32200-7T的Datasheet PDF文件第25页浏览型号IS42S32200-7T的Datasheet PDF文件第26页浏览型号IS42S32200-7T的Datasheet PDF文件第28页浏览型号IS42S32200-7T的Datasheet PDF文件第29页浏览型号IS42S32200-7T的Datasheet PDF文件第30页浏览型号IS42S32200-7T的Datasheet PDF文件第31页  
®
IS42S32200  
ISSI  
PRECHARGECommand  
PRECHARGE  
The PRECHARGE command (see figure) is used to  
deactivate the open row in a particular bank or the open  
row in all banks. The bank(s) will be available for a  
subsequent row access some specified time (tRP) after  
the PRECHARGE command is issued. Input A10 deter-  
mines whether one or all banks are to be precharged, and  
in the case where only one bank is to be precharged,  
inputs BA0, BA1 select the bank. When all banks are to be  
precharged, inputs BA0, BA1 are treated as “Don’t Care.”  
Onceabankhasbeenprecharged,itisintheidlestateand  
must be activated prior to any READ or WRITE com-  
mands being issued to that bank.  
CLK  
HIGH - Z  
CKE  
CS  
RAS  
CAS  
WE  
A0-A9  
ALL BANKS  
A10  
POWER-DOWN  
BANK SELECT  
Power-down occurs if CKE is registered LOW coincident  
with a NOP or COMMAND INHIBIT when no accesses are  
in progress. If power-down occurs when all banks are idle,  
this mode is referred to as precharge power-down; if  
power-down occurs when there is a row active in either  
bank, this mode is referred to as active power-down.  
Entering power-down deactivates the input and output  
buffers, excluding CKE, for maximum power savings  
while in standby. The device may not remain in the power-  
down state longer than the refresh period (64ms) since no  
refresh operations are performed in this mode.  
BANK ADDRESS  
BA0, BA1  
The power-down state is exited by registering a NOP or  
COMMAND INHIBIT and CKE HIGH at the desired clock  
edge (meeting tCKS). See figure below.  
POWER-DOWN  
CLK  
tCKS  
tCKS  
CKE  
COMMAND  
NOP  
NOP  
ACTIVE  
t
t
t
RCD  
RAS  
RC  
All banks idle  
Input buffers gated off  
Enter power-down mode  
Exit power-down mode  
DON'T CARE  
Integrated Silicon Solution, Inc. — 1-800-379-4774  
27  
ADVANCE INFORMATION Rev. 00B  
08/14/03  
 复制成功!