欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC41LV82052-60T 参数 Datasheet PDF下载

IC41LV82052-60T图片预览
型号: IC41LV82052-60T
PDF下载: 下载PDF文件 查看货源
内容描述: [Fast Page DRAM, 2MX8, 60ns, CMOS, PDSO28,]
分类和应用: 动态存储器光电二极管内存集成电路
文件页数/大小: 18 页 / 195 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IC41LV82052-60T的Datasheet PDF文件第2页浏览型号IC41LV82052-60T的Datasheet PDF文件第3页浏览型号IC41LV82052-60T的Datasheet PDF文件第4页浏览型号IC41LV82052-60T的Datasheet PDF文件第5页浏览型号IC41LV82052-60T的Datasheet PDF文件第7页浏览型号IC41LV82052-60T的Datasheet PDF文件第8页浏览型号IC41LV82052-60T的Datasheet PDF文件第9页浏览型号IC41LV82052-60T的Datasheet PDF文件第10页  
IC41C82052  
IC41LV82052  
AC CHARACTERISTICS(1,2,3,4,5,6)  
(Recommended Operating Conditions unless otherwise noted.)  
-50  
Min. Max.  
-60  
Min. Max.  
Symbol  
Parameter  
Units  
tRC  
Random READ or WRITE Cycle Time  
Access Time from RAS(6, 7)  
Access Time from CAS(6, 8, 15)  
Access Time from Column-Address(6)  
RAS Pulse Width  
84  
—
—
—
50  
30  
8
—
50  
13  
25  
10K  
—
104  
—
—
—
60  
40  
10  
9
—
60  
15  
30  
10K  
—
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tRAC  
tCAC  
tAA  
tRAS  
tRP  
RAS Precharge Time  
CAS Pulse Width(23)  
CAS Precharge Time(9)  
tCAS  
tCP  
10K  
—
10K  
—
9
tCSH  
tRCD  
tASR  
tRAH  
tASC  
tCAH  
tAR  
CAS Hold Time (21)  
38  
12  
0
—
40  
14  
0
—
RAS to CAS Delay Time(10, 20)  
Row-Address Setup Time  
Row-Address Hold Time  
Column-Address Setup Time(20)  
Column-Address Hold Time(20)  
37  
—
45  
—
7
—
10  
0
—
0
—
—
8
—
10  
40  
—
Column-Address Hold Time  
(referenced to RAS)  
30  
—
—
tRAD  
tRAL  
tRPC  
tRSH  
tRHCP  
tCLZ  
tCRP  
tOD  
RAS to Column-Address Delay Time(11)  
Column-Address to RAS Lead Time  
RAS to CAS Precharge Time  
RAS Hold Time  
10  
25  
5
25  
—
—
—
—
—
—
15  
12  
—
—
—
—
—
—
12  
30  
5
30  
—
—
—
—
—
—
15  
15  
—
—
—
—
—
—
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
8
10  
35  
0
RAS Hold Time from CAS Precharge  
CAS to Output in Low-Z(15, 24)  
CAS to RAS Precharge Time(21)  
Output Disable Time(19, 24)  
30  
0
5
5
3
3
tOE  
Output Enable Time(15, 16)  
—
12  
5
—
15  
5
tOED  
tOEHC  
tOEP  
tOES  
tRCS  
tRRH  
Output Enable Data Delay (Write)  
OE HIGH Hold Time from CAS HIGH  
OE HIGH Pulse Width  
10  
5
10  
5
OE LOW to CAS HIGH Setup Time  
Read Command Setup Time(17, 20)  
0
0
Read Command Hold Time  
(referenced to RAS)(12)  
0
0
tRCH  
Read Command Hold Time  
(referenced to CAS)(12, 17, 21)  
0
—
0
—
ns  
tWCH  
tWCR  
Write Command Hold Time(17)  
8
—
—
10  
50  
—
—
ns  
ns  
Write Command Hold Time  
(referenced to RAS)(17)  
40  
tWP  
Write Command Pulse Width(17)  
8
7
—
—
—
—
—
—
10  
7
—
—
—
—
—
—
ns  
ns  
ns  
ns  
ns  
ns  
tWPZ  
tRWL  
tCWL  
tWCS  
tDHR  
WE Pulse Widths to Disable Outputs  
Write Command to RAS Lead Time(17)  
Write Command to CAS Lead Time(17, 21)  
Write Command Setup Time(14, 17, 20)  
Data-in Hold Time (referenced to RAS)  
13  
8
15  
10  
0
0
39  
39  
6
Integrated Circuit Solution Inc.  
DR015-0A 06/12/2001