欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC41C8512-35KI 参数 Datasheet PDF下载

IC41C8512-35KI图片预览
型号: IC41C8512-35KI
PDF下载: 下载PDF文件 查看货源
内容描述: [EDO DRAM, 512KX8, 35ns, CMOS, PDSO28, 0.400 INCH, SOJ-28]
分类和应用: 动态存储器光电二极管内存集成电路
文件页数/大小: 21 页 / 202 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IC41C8512-35KI的Datasheet PDF文件第4页浏览型号IC41C8512-35KI的Datasheet PDF文件第5页浏览型号IC41C8512-35KI的Datasheet PDF文件第6页浏览型号IC41C8512-35KI的Datasheet PDF文件第7页浏览型号IC41C8512-35KI的Datasheet PDF文件第9页浏览型号IC41C8512-35KI的Datasheet PDF文件第10页浏览型号IC41C8512-35KI的Datasheet PDF文件第11页浏览型号IC41C8512-35KI的Datasheet PDF文件第12页  
IC41C8512  
IC41LV8512  
AC CHARACTERISTICS(1,2,3,4,5,6)  
(Recommended Operating Conditions unless otherwise noted.)  
-35  
Min. Max.  
-50  
-60  
Symbol  
Parameter  
Min. Max.  
Min. Max.  
Units  
tRC  
Random READ or WRITE Cycle Time  
60  
35  
10  
18  
90  
50  
14  
25  
110  
60  
15  
30  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
(6, 7)  
tRAC  
tCAC  
tAA  
Access Time from RAS  
(6, 8, 15)  
Access Time from CAS  
Access Time from Column-Address(6)  
RAS Pulse Width  
tRAS  
tRP  
35 10K  
50 10K  
60 10K  
40  
10 10K  
RAS Precharge Time  
20  
6
10K  
30  
8
10K  
tCAS  
tCP  
CAS Pulse Width(26)  
CAS Precharge Time(9, 25)  
CAS Hold Time (21)  
5
8
10  
60  
20  
0
45  
tCSH  
tRCD  
tASR  
tRAH  
tASC  
tCAH  
tAR  
35  
11  
0
50  
19  
0
RAS to CAS Delay Time(10, 20)  
Row-Address Setup Time  
Row-Address Hold Time  
Column-Address Setup Time(20)  
Column-Address Hold Time(20)  
28  
36  
6
8
10  
0
0
0
6
8
10  
40  
Column-Address Hold Time  
30  
40  
(referenced to RAS)  
tRAD  
tRAL  
tRPC  
tRSH  
tCLZ  
tCRP  
tOD  
RAS to Column-Address Delay Time(11)  
Column-Address to RAS Lead Time  
RAS to CAS Precharge Time  
RAS Hold Time(27)  
10  
18  
0
20  
12  
10  
14  
25  
0
25  
12  
15  
15  
30  
0
30  
12  
15  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
8
14  
3
15  
3
CAS to Output in Low-Z(15, 29)  
CAS to RAS Precharge Time(21)  
Output Disable Time(19, 28, 29)  
3
5
5
5
3
3
3
tOE  
Output Enable Time(15, 16)  
0
0
10  
10  
5
tOEHC  
tOEP  
tOES  
tRCS  
tRRH  
OE HIGH Hold Time from CAS HIGH  
OE HIGH Pulse Width  
10  
10  
5
10  
10  
5
OE LOW to CAS HIGH Setup Time  
Read Command Setup Time(17, 20)  
0
0
0
Read Command Hold Time  
0
0
0
(referenced to RAS)(12)  
tRCH  
Read Command Hold Time  
0
0
0
ns  
(referenced to CAS)(12, 17, 21)  
tWCH  
tWCR  
Write Command Hold Time(17, 27)  
5
8
10  
50  
ns  
ns  
Write Command Hold Time  
30  
40  
(referenced to RAS)(17)  
tWP  
Write Command Pulse Width(17)  
5
10  
8
8
10  
10  
15  
15  
0
ns  
ns  
ns  
ns  
ns  
ns  
tWPZ  
tRWL  
tCWL  
tWCS  
tDHR  
WE Pulse Widths to Disable Outputs  
Write Command to RAS Lead Time(17)  
Write Command to CAS Lead Time(17, 21)  
Write Command Setup Time(14, 17, 20)  
Data-in Hold Time (referenced to RAS)  
10  
14  
14  
0
8
0
30  
40  
40  
8
Integrated Circuit Solution Inc.  
DR029-0A 09/28/2001  
 复制成功!