欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS7C331MFT18A-85TQIN 参数 Datasheet PDF下载

AS7C331MFT18A-85TQIN图片预览
型号: AS7C331MFT18A-85TQIN
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 1MX18, 8.5ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100]
分类和应用: 时钟静态存储器内存集成电路
文件页数/大小: 19 页 / 512 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号AS7C331MFT18A-85TQIN的Datasheet PDF文件第3页浏览型号AS7C331MFT18A-85TQIN的Datasheet PDF文件第4页浏览型号AS7C331MFT18A-85TQIN的Datasheet PDF文件第5页浏览型号AS7C331MFT18A-85TQIN的Datasheet PDF文件第6页浏览型号AS7C331MFT18A-85TQIN的Datasheet PDF文件第8页浏览型号AS7C331MFT18A-85TQIN的Datasheet PDF文件第9页浏览型号AS7C331MFT18A-85TQIN的Datasheet PDF文件第10页浏览型号AS7C331MFT18A-85TQIN的Datasheet PDF文件第11页  
AS7C331MFT18A  
®
Synchronous truth table[4]  
[2]  
CE01  
H
L
CE1  
X
L
CE2  
X
X
X
H
H
L
ADSP ADSC ADV WRITE  
OE  
X
X
X
X
X
L
Address accessed  
NA  
CLK  
Operation  
Deselect  
DQ  
HiZ  
HiZ  
HiZ  
HiZ  
HiZ  
Q
X
L
L
X
L
X
X
X
X
X
X
X
X
X
L
X
X
X
X
X
X
X
H
H
H
H
H
H
H
H
H
H
L
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
L to H  
NA  
Deselect  
L
L
H
L
NA  
Deselect  
L
X
X
H
H
H
H
X
X
X
X
X
X
X
X
H
X
X
X
X
X
L
NA  
Deselect  
L
H
L
NA  
Deselect  
L
X
X
L
External  
External  
External  
External  
Next  
Begin read  
L
L
L
H
L
Begin read  
HiZ  
Q
L
L
H
H
H
H
H
H
X
X
X
X
H
H
X
H
X
Begin read  
L
L
L
H
L
Begin read  
HiZ  
Q
X
X
X
X
H
H
H
H
L
X
X
X
X
X
X
X
X
L
H
H
H
H
H
H
H
H
L
Continue read  
Continue read  
Suspend read  
Suspend read  
Continue read  
Continue read  
Suspend read  
Suspend read  
Begin write  
Continue write  
Continue write  
Suspend write  
Suspend write  
L
H
L
Next  
HiZ  
Q
H
H
L
Current  
Current  
Next  
H
L
HiZ  
Q
L
H
L
Next  
HiZ  
Q
H
H
X
L
Current  
Current  
External  
Next  
H
X
X
X
X
X
HiZ  
3
D
X
H
X
H
X
X
X
X
H
H
H
H
L
D
D
D
D
L
L
Next  
H
H
L
Current  
Current  
L
1 X = don’t care, L = low, H = high  
2 For WRITE, L means any one or more byte write enable signals (BWa, BWb, BWc or BWd) and BWE are LOW or GWE is LOW. WRITE = HIGH for all  
BWx, BWE, GWE HIGH. See "Write enable truth table (per byte)," on page 6 for more information.  
3 For write operation following a READ, OE must be HIGH before the input data set up time and held HIGH throughout the input hold time  
4 ZZ pin is always Low.  
1/21/05, v 1.4  
Alliance Semiconductor  
7 of 19