欢迎访问ic37.com |
会员登录 免费注册
发布采购

61LV5128 参数 Datasheet PDF下载

61LV5128图片预览
型号: 61LV5128
PDF下载: 下载PDF文件 查看货源
内容描述: 512K ×8高速CMOS静态RAM [512K x 8 HIGH-SPEED CMOS STATIC RAM]
分类和应用:
文件页数/大小: 9 页 / 75 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号61LV5128的Datasheet PDF文件第1页浏览型号61LV5128的Datasheet PDF文件第2页浏览型号61LV5128的Datasheet PDF文件第3页浏览型号61LV5128的Datasheet PDF文件第4页浏览型号61LV5128的Datasheet PDF文件第5页浏览型号61LV5128的Datasheet PDF文件第6页浏览型号61LV5128的Datasheet PDF文件第7页浏览型号61LV5128的Datasheet PDF文件第9页  
®
IS61LV5128  
ISSI  
WRITE CYCLE NO. 2(1,2) (WE Controlled: OE is HIGH During Write Cycle)  
t
WC  
ADDRESS  
OE  
VALID ADDRESS  
t
HA  
LOW  
CE  
t
AW  
t
PWE1  
WE  
t
SA  
t
HZWE  
t
LZWE  
HIGH-Z  
DATA UNDEFINED  
D
OUT  
t
SD  
t
HD  
DATAIN VALID  
D
IN  
CE_WR2.eps  
Notes:  
1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but  
any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of  
the signal that terminates the Write.  
2. I/O will assume the High-Z state if OE VIH.  
WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)  
t
WC  
ADDRESS  
VALID ADDRESS  
t
HA  
LOW  
LOW  
OE  
CE  
t
t
AW  
t
PWE2  
WE  
t
SA  
HZWE  
t
LZWE  
HIGH-Z  
DATA UNDEFINED  
DOUT  
t
SD  
t
HD  
DATAIN VALID  
DIN  
CE_WR3.eps  
8
Integrated Silicon Solution, Inc. 1-800-379-4774  
Rev. B  
07/16/01