256-Mbit J3 (x8/x16)
Figure 19. Status Register Flowchart
Start
Command Cycle
- Issue Status Register Command
- Address = any dev ice address
- Data = 0x70
Data Cycle
- Read Status Register SR[7:0]
No
SR7 = '1'
Yes
Yes
Yes
- Set/Reset
by WSM
Erase Suspend
See Suspend/Resume Flowchart
SR6 = '1'
No
Program Suspend
See Suspend/Resume Flowchart
SR2 = '1'
No
Yes
Yes
Error
Command Sequence
SR5 = '1'
SR4 = '1'
No
No
Error
Erase Failure
Yes
Error
Program Failure
SR4 = '1'
No
- Set by WSM
- Reset by user
- See Clear Status
Register
Yes
Yes
Error
PEN < VPENLK
SR3 = '1'
Command
V
No
Error
Block Locked
SR1 = '1'
No
End
0606_07A
60
Datasheet