欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPD6722QCCE 参数 Datasheet PDF下载

SPD6722QCCE图片预览
型号: SPD6722QCCE
PDF下载: 下载PDF文件 查看货源
内容描述: ISA到PC卡( PCMCIA )控制器 [ISA-to-PC-Card (PCMCIA) Controllers]
分类和应用: 总线控制器微控制器和处理器PC
文件页数/大小: 138 页 / 837 K
品牌: INTEL [ INTEL ]
 浏览型号SPD6722QCCE的Datasheet PDF文件第81页浏览型号SPD6722QCCE的Datasheet PDF文件第82页浏览型号SPD6722QCCE的Datasheet PDF文件第83页浏览型号SPD6722QCCE的Datasheet PDF文件第84页浏览型号SPD6722QCCE的Datasheet PDF文件第86页浏览型号SPD6722QCCE的Datasheet PDF文件第87页浏览型号SPD6722QCCE的Datasheet PDF文件第88页浏览型号SPD6722QCCE的Datasheet PDF文件第89页  
ISA-to-PC-Card (PCMCIA) Controllers PD6710/22  
Bits 7:6 Setup Prescalar Select  
00  
01  
10  
11  
N
N
N
N
= 1  
pres  
pres  
pres  
pres  
= 16  
= 256  
= 8192  
This field chooses one of four prescalar values Npres that are combined with the value of the Setup  
Multiplier Value (bits 5:0) to control the length of setup time before a command becomes active.  
11.2  
Command Timing 01  
Register Name: Command Timing 01  
Index: 3Bh, 3Eh  
Register Per: socket  
Register Compatibility Type: 365  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Command Prescalar Select  
RW:00  
Command Multiplier Value  
RW:000110/0011111  
1. Timing set 0 (index 3Bh) resets to 06h for socket timing equal to standard AT-bus-based cycle times. Timing set 1 (3Eh)  
resets to 0Fh for socket timings equal to standard AT-bus timing using one additional wait state.  
There are two separate Command Timing registers, each with identical fields. These registers are  
located at the following indexes:  
Index Command Timing  
3Bh  
3Eh  
Command Timing 0  
Command Timing 1  
The Command Timing register for each timing set controls how long a PC Card cycles command  
(that is, -OE, -WE, -IORD, -IOWR; see Table 2 on page 20) active time will be, in terms of the  
number of internal clock cycles.  
The overall command timing length C is programmed by selecting a 2-bit prescaling value (bits 7:6  
of this register) representing weights of 1, 16, 256, or 8192, and then selecting a multiplier value  
(bits 5:0) to which that prescalar is multiplied to produce the overall command timing length  
according to the following formula:  
C = (Npres × Nval) + 1  
The value of C, representing the number of internal clock cycles for a command, is then multiplied  
by the internal clocks period to determine the command active time (see PC Card Bus Timing  
Calculationson page 109 for further discussion).  
Datasheet  
85  
 
 
 复制成功!