BYTE-WIDE SmartVoltage FlashFile™ MEMORY FAMILY
E
3.5
Read Identifier Codes
Operation
1FFFFF
Block 31
The read identifier codes operation outputs the
manufacturer code, device code, block lock
configuration codes for each block, and master lock
configuration code (see Figure 6). Using the
manufacturer and device codes, the system
software can automatically match the device with its
proper algorithms. The block lock and master lock
configuration codes identify locked and unlocked
blocks and master lock-bit setting.
Reserved for
Future Implementation
1F0002
1F0000
Block 31 Lock Configuration
Reserved for
Future Implementation
(Blocks 16 through 30)
0FFFFF
Block 15
Reserved for
Future Implementation
3.6
Write
0F0002
0F0000
Block 15 Lock Configuration
The CUI does not occupy an addressable memory
location. It is written when WE# and CE# are active
and OE# = VIH. The address and data needed to
execute a command are latched on the rising edge
of WE# or CE# (whichever goes high first).
Standard microprocessor write timings are used.
Figure 18 illustrates a write operation.
Reserved for
Future Implementation
(Blocks 8 through 14)
07FFFF
16-Mbit
Block 7
Reserved for
Future Implementation
070002
070000
Block 7 Lock Configuration
4.0 COMMAND DEFINITIONS
Reserved for
Future Implementation
When the VPP voltage ≤ VPPLK, read operations
from the status register, identifier codes, or blocks
are enabled. Placing VPPH1/2/3 on VPP enables
successful block erase, program, and lock-bit
configuration operations.
8-Mbit
(Blocks 2 through 14)
01FFFF
Block 1
Reserved for
Future Implementation
4-Mbit
Device operations are selected by writing specific
commands into the CUI. Table 4 defines these
commands.
010002
Block 1 Lock Configuration
Reserved for
010000
00FFFF
Future Implementation
Block 0
Reserved For
Future Implementation
000003
000002
000001
000000
Master Lock Configuration
Block 0 Lock Configuration
Device Code
Manufacturer Code
Figure 6. Device Identifier Code Memory Map
14
PRELIMINARY
INTEL [ INTEL ]
