欢迎访问ic37.com |
会员登录 免费注册
发布采购

82915GV 参数 Datasheet PDF下载

82915GV图片预览
型号: 82915GV
PDF下载: 下载PDF文件 查看货源
内容描述: Express芯片组 [Express Chipset]
分类和应用:
文件页数/大小: 426 页 / 3241 K
品牌: INTEL [ INTEL ]
 浏览型号82915GV的Datasheet PDF文件第22页浏览型号82915GV的Datasheet PDF文件第23页浏览型号82915GV的Datasheet PDF文件第24页浏览型号82915GV的Datasheet PDF文件第25页浏览型号82915GV的Datasheet PDF文件第27页浏览型号82915GV的Datasheet PDF文件第28页浏览型号82915GV的Datasheet PDF文件第29页浏览型号82915GV的Datasheet PDF文件第30页  
Introduction  
R
1.2  
Reference Documents  
Document Title  
Document  
Number/Location  
Intel® 915G/915GV/910GL Express Chipset Thermal Design Guide  
Intel® I/O Controller Hub 6 (ICH6) Family Datasheet  
http://intel.com/design/chip  
sets/designex/301469.htm  
http://developer.intel.com/d  
esign/chipsets/datashts/30  
1473.htm  
Advanced Configuration and Power Interface Specification, Version 2.0  
Advanced Configuration and Power Interface Specification, Version 1.0b  
The PCI Local Bus Specification, Version 2.3  
http://www.acpi.info/  
http://www.acpi.info/  
http://www.pcisig.com/spe  
cifications  
PCI Express* Specification, Version 1.0a  
http://www.pcisig.com/spe  
cifications  
1.3  
GMCH (MCH) Overview  
The (G)MCH connects to the processor as shown in Figure 1-1, Figure 1-2, Figure 1-3, Figure  
1-4, Figure 1-5, and Figure 1-6. A major role of the (G)MCH in a system is to manage the flow of  
information between its interfaces: the processor interface (FSB), the System Memory interface  
(DRAM controller), the Integrated Graphics interface (82915G/82915GV/82915GL/82910GL  
GMCH only), the External Graphics interface via PCI Express (82915G/82915P/82915PL MCH  
only), and the I/O Controller Hub through the DMI interface. This includes arbitrating between  
the interfaces when each initiates transactions.  
The (G)MCH supports one or two channels of DDR  
(82915G/82915GV/82915GL/82915P/82915PL/82910GL) or DDR2 (82915G/82915GV/82915P)  
SDRAM. The (G)MCH also supports the new PCI Express based external graphics attach. Thus,  
the 915G/915GV/915GL/910GL/915P and 915PL Express chipsets are NOT compatible with  
AGP (1X, 2X, 4X, or 8X).  
To increase system performance, the (G)MCH incorporates several queues and a write cache. The  
(G)MCH also contains advanced desktop power management logic.  
1.3.1  
Host Interface  
The (G)MCH is optimized for both the Pentium 4 processors in the LGA775 socket and the  
Celeron D processor in the FC-mPGA4 socket. The (G)MCH can use a single LGA 775 socket  
processor. The (G)MCH supports FSB frequency of 533/800 MT/s (133/200 MHz HCLK) using  
a scalable FSB Vcc_CPU (82910GL only supports 533 MT/s, 133 MHz HCLK). The (G)MCH  
supports the Pentium 4 processor subset of the Extended Mode Scaleable Bus Protocol. The  
primary enhancements over the Compatible Mode P6 bus protocol are: Source synchronous  
double-pumped (2) Address and Source synchronous quad-pumped (4x) Data.  
The (G)MCH supports 32-bit host addressing, decoding up to 4 GB of the processor’s memory  
address space. Host-initiated I/O cycles are decoded to PCI Express, DMI, or the (G)MCH  
26  
Datasheet