AV-51002
2015.12.16
1-79
AS Configuration Timing
AS Configuration Timing
Table 1-68: AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices
The minimum and maximum numbers apply to both the internal oscillator and CLKUSRwhen either one is used as the clock source for device configura‐
tion.
The tCF2CD, tCF2ST0, tCFG, tSTATUS, and tCF2ST1 timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing
Parameters for Arria V Devices table. You can obtain the tCF2ST1 value if you do not delay configuration by externally holding nSTATUSlow.
Symbol
Parameter
Minimum
Maximum
Unit
ns
tCO
tSU
DCLKfalling edge to the AS_DATA0/ASDOoutput
Data setup time before the falling edge on DCLK
Data hold time after the falling edge on DCLK
CONF_DONEhigh to user mode
—
2
—
1.5
ns
tDH
0
175
—
ns
tCD2UM
tCD2CU
437
—
µs
CONF_DONEhigh to CLKUSRenabled
4 × maximum DCLKperiod
—
tCD2UMC
CONF_DONEhigh to user mode with CLKUSRoption on
tCD2CU + (Tinit × CLKUSR
—
—
period)
Tinit
Number of clock cycles required for device initialization
17,408
—
Cycles
Related Information
•
•
PS Configuration Timing on page 1-80
AS Configuration Timing
Provides the AS configuration timing waveform.
Arria V GX, GT, SX, and ST Device Datasheet
Send Feedback
Altera Corporation
INTEL [ INTEL ]
