AV-51002
2017.02.10
2-69
Initialization
Related Information
Configuration, Design Security, and Remote System Upgrades in Arria V Devices
Initialization
Table 2-61: Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices
Initialization Clock Source
Configuration Schemes
AS, PS, FPP
PS, FPP
Maximum Frequency (MHz)
Minimum Number of Clock Cycles
Internal Oscillator
12.5
125
100
125
CLKUSR(222)
8576
AS
DCLK
PS, FPP
Configuration Files
Use the following table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or
tabular text file (.ttf) format, have different file sizes.
For the different types of configuration file and file sizes, refer to the Quartus II sofꢂare. However, for a specific version of the Quartus II sofꢂare,
any design targeted for the same device has the same uncompressed configuration file size.
(221)
(222)
To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the
“Initialization” section of the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.
To enable CLKUSRas the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II sofꢂare
from the General panel of the Device and Pin Options dialog box.
Arria V GZ Device Datasheet
Send Feedback
Altera Corporation
INTEL [ INTEL ]
